共 10 条
[1]
Agrawal A, 2016, ISSCC DIG TECH PAP I, V59, P38, DOI 10.1109/ISSCC.2016.7417895
[2]
Cheema HM, 2010, 60-GHZ CMOS PHASE-LOCKED LOOPS, P1, DOI 10.1007/978-90-481-9280-9
[4]
Garghetti Alessandro, 2018, 2018 25 IEEE INT C E
[7]
Mayr P., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P198, DOI 10.1109/ISSCC.2007.373362
[8]
Pellerano S., 2008, IEEE ISSCC DIGEST TE, P484