A high-performance architecture for EBCOT in the JPEG 2000 encoder

被引：2
|
作者：
Pastuszak, G [1 ]
机构：
[1] Warsaw Univ Technol, Inst Radioelect, Warsaw, Poland
来源：
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS) | 2005年
关键词：
D O I：
10.1109/SIPS.2005.1579954
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
The architecture for EBCOT in JPEG 2000 is presented. The architecture embeds all functions necessary to produce the final codestream consistent with the JPEG 2000 specification. A number of hardware optimisation methods are used to achieve the high throughput at relatively low cost of hardware resources. The architecture is verified in simulations and synthesized for ASIC and FPGA technologies. Implementation results for FPGA Stratix II devices show that it can work at 120 MHz and process about 40 million samples per second in the regular lossless mode.
引用
收藏
页码：693 / 698
页数：6
相关论文
共 50 条
  • [41] A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications
    Lai, YK
    Chen, LF
    Huang, TL
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 449 - 450
  • [42] VLSI architectures for JPEG 2000 EBCOT
    Li, Yijun
    Bayoumi, Magdy
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 907 - +
  • [43] Concurrent bit-plane coding architecture for EBCOT in JPEG2000
    Chiang, Jen-Shiun
    Hsieh, Chang-Yo
    Liu, Jin-Chan
    Chien, Cheng-Chih
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4595 - +
  • [44] Efficient VLSI Architecture of JPEG2000 Encoder
    Guo, Jie
    Li, Yunsong
    Liu, Kai
    Lei, Jie
    Wu, Chengke
    2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 192 - 197
  • [45] High speed VLSI architecture for bit plane encoder of JPEG2000
    Gupta, AK
    Taubman, D
    Nooshabadi, S
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 233 - 236
  • [46] A power-efficient architecture for EBCOT tier-1 in JPEG 2000
    Li, Yijun
    Bayoumi, Magdy
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1941 - +
  • [47] Low-power and high-speed architecture for EBCOT block in JPEG2000 system
    Aly, RE
    Bayoumi, MA
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 459 - 462
  • [48] High-speed EBCOT with dual context-modeling coding architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    Hsia, CH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 865 - 868
  • [49] Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000
    Lian, CJ
    Chen, KF
    Chen, HH
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (03) : 219 - 230
  • [50] Efficient high-performance implementation of JPEG-LS encoder
    Markos E. Papadonikolakis
    Athanasios P. Kakarountas
    Costas E. Goutis
    Journal of Real-Time Image Processing, 2008, 3 : 303 - 310
12345