Novel 7T SRAM cell for low power cache design

被引：0

作者：

Aly, RE ^{[1
]}

Faisal, MI ^{[1
]}

Bayoumi, MA ^{[1
]}

机构：

[1] Univ Louisiana, Ctr Adv Comp Studies, Lafayette, LA 70504 USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Low-power on-chip cache is a crucial part in many applications. Conventional write operation depends on discharging/charging large bit lines capacitance which causes high power consumption. We propose a novel 7T SRAM cell that only depends on one of the bit lines during a write operation and reduce the write power consumption. HSPICE simulation shows that at least 49% write power saving, higher stability, and no performance degradation with additional 12.25% silicon area.

引用

页码：171 / 174

页数：4

共 50 条

[31] Process evaluation in FinFET based 7T SRAM cell
Kumar, T. Santosh
Tripathi, Suman Lata
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2021, 109 (03) : 545 - 551
[32] Design Trade-Offs for Nanoscale Process and Material Parameters on 7T SRAM Cell
Akashe, Shyam
Sharma, Sanjay
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (05) : 1244 - 1247
[33] Low Voltage 7T SRAM cell in 32nm CMOS Technology Node
Rawat, Bhawna
Gupta, Kirti
Goel, Nidhi
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON), 2018, : 231 - 234
[34] Design and Simulation of a Novel 16T SRAM Cell for Low Power Memory Architecture
Nagarajan, P.
Renuga, M.
Manikandan, A.
Dhanasekaran, S.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (01)
[35] A Novel Design of Low Power Nonvolatile 10T1R SRAM Cell
Gupta, Neha
Pahuja, Hitesh
Singh, Balwinder
Nagpal, Navneet
2016 5TH INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS AND EMBEDDED SYSTEMS (WECON), 2016, : 232 - 237
[36] Low Power Consuming 1 KB (32 x 32) Memory Array Using Compact 7T SRAM Cell
Singh, Shalini
Akashe, Shyam
WIRELESS PERSONAL COMMUNICATIONS, 2017, 96 (01) : 1099 - 1109
[37] Design and Analysis of Si/GaSb HTFET-Based 7T SRAM Cell for Ultra-Low Voltage Applications
Kannam, Sai Lakshmi Prasanth
Gadarapulla, Rasheed
Sriadibhatla, Sridevi
Nagulapalli, Rajasekhar
SILICON, 2024, 16 (06) : 2369 - 2383
[38] Design and Analysis of Si/GaSb HTFET-Based 7T SRAM Cell for Ultra-Low Voltage Applications
Sai Lakshmi Prasanth Kannam
Rasheed Gadarapulla
Sridevi Sriadibhatla
Rajasekhar Nagulapalli
Silicon, 2024, 16 : 2369 - 2383
[39] A 7T Security Oriented SRAM Bitcell
Giterman, Robert
Keren, Osnat
Fish, Alexander
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (08) : 1396 - 1400
[40] A Highly Stable and Robust 7T SRAM Cell using Memristor
Panguluru, Sahan
Pandey, Jai Gopal
2020 24TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2020,

← 1 2 3 4 5 →