Concatenation of Functional Test Subsequences for Improved Fault Coverage and Reduced Test Length

被引:12
作者
Pomeranz, Irith [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
Functional test sequences; stuck-at faults; synchronous sequential circuits; transition faults;
D O I
10.1109/TC.2011.107
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional test sequences have several advantages over structural tests when they are applied at-speed. A large pool of functional test sequences may be available for a circuit due to the application of a simulation-based design verification process. This paper describes a versatile procedure that uses a pool of functional test sequences as a basis for forming a single compact functional test sequence that achieves the same or higher gate-level fault coverage than the given pool. The procedure extracts test subsequences from the test sequences in the pool and concatenates them to form a single test sequence. It also employs an enhanced static test compaction process aimed at improving the fault coverage in addition to reducing the test sequence length.
引用
收藏
页码:899 / 904
页数:6
相关论文
共 18 条
  • [1] [Anonymous], 2008, P IEEE INT TEST C
  • [2] [Anonymous], 2006, PAPER 271
  • [3] TRANSITION FAULT TESTING FOR SEQUENTIAL-CIRCUITS
    CHENG, KT
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (12) : 1971 - 1983
  • [4] New static compaction techniques of Test Sequences for sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 37 - 43
  • [5] RT-Level Deviation-Based Grading of Functional Test Sequences
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Jas, Abhijit
    Patil, Srinivas
    Tirumurti, Chandra
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 264 - +
  • [6] PROPTEST: A property-based test generator for synchronous sequential circuits
    Guo, RF
    Reddy, SM
    Pomeranz, I
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (08) : 1080 - 1091
  • [7] Lam W.K., 2008, Hardware Design Verification: Simulation and Formal Method-Based Approaches, V1st
  • [8] Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
  • [9] Niermann T., 1991, EDAC. Proceedings of the European Conference on Design Automation, P214, DOI 10.1109/EDAC.1991.206393
  • [10] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220