A DNN Protection Solution for PIM accelerators with Model Compression

被引:0
|
作者
Zhao, Lei [1 ]
Zhang, Youtao [1 ]
Yang, Jun [1 ]
机构
[1] Univ Pittsburgh, Pittsburgh, PA 15260 USA
关键词
ReRAM; security; DNN; compression;
D O I
10.1109/ISVLSI54635.2022.00069
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deep Neural Network (DNN) is a data-hungry algorithm, which has a large energy cost on moving data between the memory and the computating unit. Recent works have proposed using ReRAM to design Process-In-Memory (PIM) accelerators to perform the computation inside the memory. However, the IP protection of the DNNs deployed on such accelerators is an important topic that has been less addressed. Firstly, due to its non-volatility, ReRAM does not need a continuous power supply to retain data. This makes the accelerator susceptible to new security vulnerabilities, for example, accessibility to the stored model if a device gets stolen. Secondly, because ReRAM's crossbar structure can only compute on cleartext data, encrypting the ReRAM content is no longer a feasible solution in this scenario. In this paper, we propose an IP protection solution on ReRAM based DNN accelerators to store DNN weights on crossbars in an encrypted format while still maintaining ReRAM's in-memory computing capability. The proposed solution stores and computes the DNNs in Stochastic Computing (SC) format, which can easily hide its conveyed weight values by scrambling the bit stream segments. However, SC's long bit streams incur a large storage overhead. To tackle this problem, we also propose two techniques to share bits among multiple weights, effectively compressed DNN's model size to reduce storage overhead.
引用
收藏
页码:320 / 325
页数:6
相关论文
共 50 条
  • [1] ChaoPIM: A PIM-based Protection Framework for DNN Accelerators Using Chaotic Encryption
    Lin, Ning
    Chen, Xiaoming
    Xia, Chunwei
    Ye, Jing
    Li, Xiaowei
    2021 IEEE 30TH ASIAN TEST SYMPOSIUM (ATS 2021), 2021, : 1 - 6
  • [2] DNN Model Compression for IoT Domain-Specific Hardware Accelerators
    Russo, Enrico
    Palesi, Maurizio
    Monteleone, Salvatore
    Patti, Davide
    Mineo, Andrea
    Ascia, Giuseppe
    Catania, Vincenzo
    IEEE INTERNET OF THINGS JOURNAL, 2022, 9 (09) : 6650 - 6662
  • [3] PIMCOMP: A Universal Compilation Framework for Crossbar-based PIM DNN Accelerators
    Sun, Xiaotian
    Wang, Xinyu
    Li, Wanqian
    Wang, Lei
    Han, Yinhe
    Chen, Xiaoming
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [4] Characterization of Drain Current Variations in FeFETs for PIM-based DNN Accelerators
    Miller, Nathan Eli
    Wang, Zheng
    Dash, Saurabh
    Khan, Asif Islam
    Mukhopadhyay, Saibal
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [5] COMPRIZE: Assessing the Fusion of Quantization and Compression on DNN Hardware Accelerators
    Patel, Vrajesh
    Shah, Neel
    Krishna, Aravind
    Glint, Tom
    Ronak, Abdul
    Mekie, Joycee
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 253 - 258
  • [6] PRAP-PIM: A weight pattern reusing aware pruning method for ReRAM-based PIM DNN accelerators
    Shen, Zhaoyan
    Wu, Jinhao
    Jiang, Xikun
    Zhang, Yuhao
    Ju, Lei
    Jia, Zhiping
    HIGH-CONFIDENCE COMPUTING, 2023, 3 (02):
  • [7] Effective Zero Compression on ReRAM-based Sparse DNN Accelerators
    Shin, Hoon
    Park, Rihae
    Lee, Seung Yul
    Park, Yeonhong
    Lee, Hyunseung
    Lee, Jae W.
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 949 - 954
  • [8] A Fast Precision Tuning Solution for Always-On DNN Accelerators
    Wang, Ying
    He, Yintao
    Cheng, Long
    Li, Huawei
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (05) : 1236 - 1248
  • [9] Klotski: DNN Model Orchestration Framework for Dataflow Architecture Accelerators
    Bai, Chen
    Wei, Xuechao
    Zhuo, Youwei
    Cai, Yi
    Zheng, Hongzhong
    Yu, Bei
    Xie, Yuan
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [10] A Uniform Latency Model for DNN Accelerators with Diverse Architectures and Dataflows
    Mei, Linyan
    Liu, Huichu
    Wu, Tony
    Sumbul, H. Ekin
    Verhelst, Marian
    Beigne, Edith
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 220 - 225