Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration

被引:7
|
作者
Zhong ShunAn [1 ]
Wang ShiWei [1 ]
Chen QianWen [1 ]
Ding YingTao [1 ]
机构
[1] Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China
关键词
through-silicon-vias (TSVs); three-dimensional (3D) integration; polymer insulating; finite element analysis (FEA); BENZOCYCLOBUTENE; INTERCONNECTS; DIELECTRICS; STRESSES; FUTURE;
D O I
10.1007/s11431-013-5409-9
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Polymer insulating through-silicon-vias (TSVs) is an attractive approach for high-performance 3D integration systems. To further demonstrate the polymer insulating TSVs, this paper investigates the thermal stability by measuring the leakage current under bias-temperature condition, studies the thermal stress characteristics with Finite Element Analysis (FEA), and tries to improve the thermal mechanical reliability of high-density TSVs array by optimizing the geometry parameters of pitch, liner and redistribution layer (RDL). The electrical measurements show the polymer insulating TSVs can maintain good insulation capability (less than 2x10(-11) A) under challenging bias-temperature conditions of 20 V and 200A degrees C, despite the leakage degradation observation. The FEA results show that the thermal stress is significantly reduced at the sidewall, but highly concentrates at the surface, which is the potential location of mechanical failure. And, the analysis results indicate that the polymer insulating TSVs (diameter of 10 mu m, depth of 50 mu m) array with a pitch of 20 mu m, liner thickness of 1 mu m and RDL radius of 9 mu m has an optimized thermal-mechanical reliability for application.
引用
收藏
页码:128 / 135
页数:8
相关论文
共 50 条
  • [1] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
    ZHONG ShunAn
    WANG ShiWei
    CHEN QianWen
    DING YingTao
    Science China(Technological Sciences), 2014, (01) : 128 - 135
  • [2] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias (TSVs) for 3D integration
    ShunAn Zhong
    ShiWei Wang
    QianWen Chen
    YingTao Ding
    Science China Technological Sciences, 2014, 57 : 128 - 135
  • [3] Thermal reliability analysis and optimization of polymer insulating through-silicon-vias(TSVs) for 3D integration
    ZHONG ShunAn
    WANG ShiWei
    CHEN QianWen
    DING YingTao
    Science China(Technological Sciences), 2014, 57 (01) : 128 - 135
  • [4] Reliability of through-silicon-vias (TSVs) with benzocyclobutene liners
    Chen, Qianwen
    Yu, Wuyang
    Huang, Cui
    Tan, Zhimin
    Wang, Zheyao
    MICROELECTRONICS RELIABILITY, 2013, 53 (05) : 725 - 732
  • [5] 3D CHIP INTEGRATION WITH THROUGH SILICON-VIAS (TSVs)
    Birla, Shilpi
    Shukla, Neeraj Kr.
    Singh, R. K.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 1175 - 1180
  • [6] A prospective low-k insulator for via-last through-silicon-vias (TSVs) in 3D integration
    Tung Thanh Bui
    Cheng, Xiaojin
    Watanabe, Naoya
    Kato, Fumiki
    Kikuchi, Katsuya
    Aoyagi, Masahiro
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 2182 - 2187
  • [7] Effect of External Factors on Copper Filling in 3D Integrated Through-Silicon-Vias (TSVs)
    Zhang, Yazhou
    Ding, Guifu
    Wang, Hong
    Cheng, Ping
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2015, 162 (09) : D427 - D434
  • [8] 3D integration of pixel readout chips using Through-Silicon-Vias
    Diaz, Francisco Piernas
    Alozy, Jerome
    Al-Tawil, Sara
    Buytaert, Jan
    Campbell, Michael
    Fritzsch, Thomas
    Kloukinas, Kostas
    Kovacs, Mark Istvan
    Cudie, Xavier Llopart
    Pinto, Mateus Vicente Barreto
    Wyllie, Ken
    JOURNAL OF INSTRUMENTATION, 2025, 20 (01):
  • [9] Testing 3-D IC Through-Silicon-Vias (TSVs) by Direct Probing
    Kandalaft, Nabeeh
    Rashidzadeh, Rashid
    Ahmadi, Majid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 538 - 546
  • [10] High aspect ratio copper through-silicon-vias for 3D integration
    Song, Chongshen
    Wang, Zheyao
    Chen, Qianwen
    Cai, Jian
    Liu, Litian
    MICROELECTRONIC ENGINEERING, 2008, 85 (10) : 1952 - 1956