A Type-3 PLL for Single-Phase Applications

被引:33
作者
Bamigbade, Abdullahi [1 ]
Khadkikar, Vinod [1 ]
Hosani, Mohamed Al [2 ]
机构
[1] Khalifa Univ, Adv Power & Energy Ctr, Elect Engn & Comp Sci Dept, Abu Dhabi 127788, U Arab Emirates
[2] Abu Dhabi Distribut Co, Demand Side Management Dept, Abu Dhabi 219, U Arab Emirates
关键词
Phase locked loops; Stability analysis; Steady-state; Power system stability; Transfer functions; Frequency estimation; Dynamic performance; gain margin (GM); loop filter (LF); phase-locked loop (PLL); phase margin; stability; steady-state error; FREQUENCY-LOCKED LOOP; SYNCHRONIZATION; PERFORMANCE; TIME;
D O I
10.1109/TIA.2020.2999435
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article proposes an effective solution by means of gain and phase-lead compensations to overcome the challenges of instability and slow dynamic performance exhibited by single-phase type-3 phase-locked loops (PLLs). By considering a single-phase second-order generalized integrator based type-3 PLL, a detailed design guideline is provided in choosing the PLL's parameters. Stability analysis of the designed PLL reveals that its finite gain margin causes PLL instability under severe voltage dip, while its limited phase margin results in poor dynamics. Therefore, gain compensation is carried out within a limited region such that the PLL's stability limit is not exceeded, while phase-lead compensation is employed to enhance the PLL's damping. When both modifications are incorporated within the PLL loop, the PLL's speed of estimation is improved significantly when compared with those of existing solutions applied to type-3 PLLs and the response obtained is comparable to that of a type-2 PLL. The performance evaluation of the proposed solution is carried out by experimental comparison with a standard single-phase type-3 PLL, a type-3 PLL with the amplitude normalization system, a phase feed-forward type-3 PLL, a dual-loop type-3 PLL, and a type-2 PLL.
引用
收藏
页码:5533 / 5542
页数:10
相关论文
共 34 条
[21]  
Kulkarni A, 2013, IEEE IND ELEC, P274, DOI 10.1109/IECON.2013.6699148
[22]   Real-time frequency and harmonic evaluation using artificial neural networks [J].
Lai, LL ;
Chan, WL ;
Tse, CT ;
So, ATP .
IEEE TRANSACTIONS ON POWER DELIVERY, 1999, 14 (01) :52-59
[23]   Robust and Fast Three-Phase PLL Tracking System [J].
Liccardo, Felice ;
Marino, Pompeo ;
Raimondo, Giuliano .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (01) :221-231
[24]   A Phase-Locked Loop Algorithm for Single-Phase Systems With Inherent Disturbance Rejection [J].
Lima, Francisco Kleber de A. ;
Araujo, Renato G. ;
Tofoli, Fernando L. ;
Branco, Carlos Gustavo C. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2019, 66 (12) :9260-9267
[25]   Power converter line synchronization using a discrete Fourier transform (DFT) based on a variable sample rate [J].
McGrath, BP ;
Holmes, DG ;
Galloway, JJH .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (04) :877-884
[26]   Multiresonant Frequency-Locked Loop for Grid Synchronization of Power Converters Under Distorted Grid Conditions [J].
Rodriguez, Pedro ;
Luna, Alvaro ;
Candela, Ignacio ;
Mujal, Ramon ;
Teodorescu, Remus ;
Blaabjerg, Frede .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (01) :127-138
[27]   A novel Kalman filter for frequency estimation of distorted signals in power systems [J].
Routray, A ;
Pradhan, AK ;
Rao, KP .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2002, 51 (03) :469-479
[28]   STUDY ON THE HUNTING IN HIGH SPEED HYSTERESIS MOTORS DUE TO THE ROTOR HYSTERESIS MATERIAL [J].
Soroush, H. R. ;
Rahmati, A. R. ;
Moghbelli, H. ;
Vahedi, A. ;
Niasar, A. Halvaei .
EUROCON 2009: INTERNATIONAL IEEE CONFERENCE DEVOTED TO THE 150 ANNIVERSARY OF ALEXANDER S. POPOV, VOLS 1- 4, PROCEEDINGS, 2009, :677-681
[29]  
Tausworthe R. C., 1972, P INT TEL C P, P577
[30]   NOISE-REDUCTION IN ZERO-CROSSING DETECTION BY PREDICTIVE DIGITAL FILTERING [J].
VAINIO, O ;
OVASKA, SJ .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1995, 42 (01) :58-62