A Type-3 PLL for Single-Phase Applications

被引:33
作者
Bamigbade, Abdullahi [1 ]
Khadkikar, Vinod [1 ]
Hosani, Mohamed Al [2 ]
机构
[1] Khalifa Univ, Adv Power & Energy Ctr, Elect Engn & Comp Sci Dept, Abu Dhabi 127788, U Arab Emirates
[2] Abu Dhabi Distribut Co, Demand Side Management Dept, Abu Dhabi 219, U Arab Emirates
关键词
Phase locked loops; Stability analysis; Steady-state; Power system stability; Transfer functions; Frequency estimation; Dynamic performance; gain margin (GM); loop filter (LF); phase-locked loop (PLL); phase margin; stability; steady-state error; FREQUENCY-LOCKED LOOP; SYNCHRONIZATION; PERFORMANCE; TIME;
D O I
10.1109/TIA.2020.2999435
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This article proposes an effective solution by means of gain and phase-lead compensations to overcome the challenges of instability and slow dynamic performance exhibited by single-phase type-3 phase-locked loops (PLLs). By considering a single-phase second-order generalized integrator based type-3 PLL, a detailed design guideline is provided in choosing the PLL's parameters. Stability analysis of the designed PLL reveals that its finite gain margin causes PLL instability under severe voltage dip, while its limited phase margin results in poor dynamics. Therefore, gain compensation is carried out within a limited region such that the PLL's stability limit is not exceeded, while phase-lead compensation is employed to enhance the PLL's damping. When both modifications are incorporated within the PLL loop, the PLL's speed of estimation is improved significantly when compared with those of existing solutions applied to type-3 PLLs and the response obtained is comparable to that of a type-2 PLL. The performance evaluation of the proposed solution is carried out by experimental comparison with a standard single-phase type-3 PLL, a type-3 PLL with the amplitude normalization system, a phase feed-forward type-3 PLL, a dual-loop type-3 PLL, and a type-2 PLL.
引用
收藏
页码:5533 / 5542
页数:10
相关论文
共 34 条
[1]   Performance Evaluation of Type-3 PLLs Under Wide Variation in Input Voltage and Frequency [J].
Aravind, C. K. ;
Rani, B. Indu ;
Manickam, Chakkarapani ;
Guerrero, Josep M. ;
Ganesan, Saravana Ilango ;
Nagamani, Chilakapati .
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2017, 5 (03) :971-981
[2]  
Bamigbade A., 2019, P IEEE IND APPL SOC, P1
[3]   Single-Phase Type-1 Frequency-Fixed FLL for Distorted Voltage Condition [J].
Bamigbade, Abdullahi ;
Khadkikar, Vinod ;
Al Hosani, Mohamed .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2021, 68 (05) :3865-3875
[4]   Digital PLL control for single-phase photovoltaic system [J].
Choi, JW ;
Kim, YK ;
Kim, HG .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2006, 153 (01) :40-46
[5]   A new single-phase PLL structure based on second order generalized integrator [J].
Ciobotaru, Mihai ;
Teodorescu, Remus ;
Blaabjerg, Frede .
2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, :361-+
[6]   Sensorless Detection of Position and Speed in Brushless DC Motors using the Derivative of Terminal Phase Voltages Technique with a Simple and Versatile Motor Driver Implementation [J].
Gamazo Real, Jose Carlos ;
Gomez Gil, Jaime .
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2015, 10 (04) :1540-1551
[7]  
Gao S., 2015, THESIS
[8]  
Gardner FM, 2005, PHASELOCK TECHNIQUES, 3RD EDITION, P1
[9]   Advanced Single-Phase DSC-Based PLLs [J].
Golestan, Saeed ;
Guerrero, Josep M. ;
Vasquez, Juan C. ;
Abusorrah, Abdullah M. ;
Al-Turki, Yusuf .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (04) :3226-3238
[10]   A Quasi-Type-1 Phase-Locked Loop Structure [J].
Golestan, Saeed ;
Freijedo, Francisco D. ;
Vidal, Ana ;
Guerrero, Josep M. ;
Doval-Gandoy, Jesus .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (12) :6264-6270