A novel open-loop high-speed CMOS sample-and-hold

被引：13

作者：

Mousazadeh, Morteza ^{[1
]}

Hadidi, Khayrollah ^{[1
]}

Khoei, Abdollah ^{[1
]}

机构：

[1] Urmia Univ, Microelect Res Lab, Orumiyeh 53139, West Azerbaijan, Iran

来源：

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS | 2008年 / 62卷 / 08期

关键词：

sample and hold; ADC; charge injection; linearity;

D O I：

10.1016/j.aeue.2007.08.003

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new open-loop high-speed CMOS sample-and-hold is presented. Based on new method for further reduction of voltage-dependent charge injection, a new CMOS sample-and-hold was designed. Simulation results confirm the effectiveness of this method. Over 10dB improvement in signal-to-noise ratio, compared to the signal-to-noise ratio of conventional bottom plate sampling S/Hs was achieved with this method. A comparison between newly designed S/H and the bottom-plate sampling S/H is presented. (c) 2007 Elsevier GmbH. All rights reserved.

引用

页码：588 / 596

页数：9

共 50 条

[21] A High-Speed Comparator-Based Switched-Capacitor Sample and Hold Circuit
Ashraf, Mohammadreza
2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 249 - 252
[22] A Simple and Accurate CMOS Sample-and-Hold Circuit Using Dual Output-OTA
Nonthaputha, Thanat
Kumngern, Montree
Thepnarin, Nawaphol
PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (10): : 163 - 166
[23] Synergy Micro-Electronics Technology with a High Linearity BiCMOS Sample-and-Hold Circuit
Lin, Jie
Mu, Feiyan
MECHANICAL ENGINEERING, INTELLIGENT SYSTEM AND APPLIED MECHANICS, 2014, 473 : 50 - +
[24] High energy and low jitter picosecond optical pulser for sample-and-hold
Sun, CK
Chang, CT
Massey, GA
Lee, TY
Yu, R
Albares, DJ
PHOTONICS AND RADIO FREQUENCY II, 1998, 3463 : 212 - 218
[25] A 220-MSample/s CMOS Sample-and-Hold Circuit Using Double-Sampling
Mikko Waltari
Kari Halonen
Analog Integrated Circuits and Signal Processing, 1999, 18 : 21 - 31
[26] An experimental low-power CMOS pipeline ADC using feedforward sample-and-hold amplifier
Tam, CT
Elmasry, MI
UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 257 - 260
[27] A 220-MSample/s CMOS sample-and-hold circuit using double-sampling
Waltari, M
Halonen, K
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (01) : 21 - 31
[28] A precise sample-and-hold circuit topology in CMOS for low voltage applications with offset voltage self correction
Ferreira, LHC
Moreno, RL
Pimenta, TC
Filho, CAR
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 914 - 917
[29] A precise sample-and-hold circuit topology in CMOS for low voltage applications with offset voltage self correction
Ferreira, LHC
Moreno, RL
Pimenta, TC
Filho, CAR
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 45 - 48
[30] A low-voltage sample-and-hold circuit in standard CMOS technology operating at 40 ms/s
Baschirotto, A
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (04): : 394 - 399

← 1 2 3 4 5 →