共 50 条
- [1] Predicting the performance of a 3D processor-memory chip stack IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
- [2] A Survey of of Side-Channel Attacks and Mitigation for Processor Interconnects APPLIED SCIENCES-BASEL, 2024, 14 (15):
- [3] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041
- [5] A New Approach for Measuring Electromagnetic Side-Channel Energy Available to the Attacker in Modern Processor-Memory Systems 2015 9TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2015,
- [7] CMOS Photonic Processor-Memory Networks 2010 IEEE PHOTONICS SOCIETY WINTER TOPICALS MEETING SERIES, 2010, : 118 - +
- [8] Future Scaling of Processor-Memory Interfaces PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
- [9] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
- [10] Performance model of processor-memory interconnections for multiprocessors Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,