A Survey on Side Channel Attacks in Processor-Memory Chip Stack

被引:0
|
作者
Khoshavi, Navid [1 ,2 ]
Francois, William [1 ]
Maghsoudloo, Mohammad [3 ]
Jaimes, Luis [1 ]
Sargolzaei, Arman [2 ]
机构
[1] Florida Polytech Univ, Dept Comp Sci, Lakeland, FL 33805 USA
[2] Florida Polytech Univ, Dept Elect & Comp Engn, Lakeland, FL 33805 USA
[3] Golestan Univ, Fac Engn, Dept Comp Engn, Gorgan, Golestan, Iran
来源
关键词
side channel attack; cache exploits; Intel SGX design; oblivious RAM;
D O I
10.1109/southeastcon42311.2019.9020377
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Side channel attacks use the process information to compromise either the process, system, or relevant data. These attacks can also be used on the shared resources to perform cross exploits on other parts of a system. Throughout this paper, we discuss what side channel attacks are, how they are used, and how they can be prevented through the use of obfuscation techniques. To accomplish this, we introduce the findings of a number of relevant researchers. These include successful attacks on systems using novel variations of side channel attacks and preventative measures against these attacks. We also provide a rundown of Intel SGX. Intel SGX offers a safe way to run the code on a potentially compromised system. We show that SGX is also vulnerable to a number of different side channel attacks.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Predicting the performance of a 3D processor-memory chip stack
    Jacob, P
    Erdogan, O
    Zia, A
    Belemjian, PM
    Kraft, RP
    McDonald, JF
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (06): : 540 - 547
  • [2] A Survey of of Side-Channel Attacks and Mitigation for Processor Interconnects
    Yuan, Jie
    Zhang, Jing
    Qiu, Pengfei
    Wei, Xinghai
    Liu, Dongxiao
    APPLIED SCIENCES-BASEL, 2024, 14 (15):
  • [3] MODELLING JITTER IN WIRELESS CHANNEL CREATED BY PROCESSOR-MEMORY ACTIVITY
    Yilmaz, Baki Berkay
    Zajic, Alenka
    Prvulovic, Milos
    2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2018, : 2037 - 2041
  • [4] EMULATION OF PROCESSOR FOR DISTRIBUTED PROCESSOR-MEMORY SYSTEM
    MAUD, A
    PETERSON, JB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1977, 13 (04) : 462 - 462
  • [5] A New Approach for Measuring Electromagnetic Side-Channel Energy Available to the Attacker in Modern Processor-Memory Systems
    Callan, Robert
    Popovic, Nina
    Zajic, Alenka
    Prvulovic, Milos
    2015 9TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2015,
  • [6] PERFORMANCE OF PROCESSOR-MEMORY INTERCONNECTIONS FOR MULTIPROCESSORS
    PATEL, JH
    IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) : 771 - 780
  • [7] CMOS Photonic Processor-Memory Networks
    Stojanovic, Vladimir
    Joshi, Ajay
    Batten, Cristopher
    Kwon, Yong-Jin
    Beamer, Scott
    Chen, Sun
    Asanovic, Krste
    2010 IEEE PHOTONICS SOCIETY WINTER TOPICALS MEETING SERIES, 2010, : 118 - +
  • [8] Future Scaling of Processor-Memory Interfaces
    Ahn, Jung Ho
    Jouppi, Norman P.
    Kozyrakis, Christos
    Leverich, Jacob
    Schreiber, Robert S.
    PROCEEDINGS OF THE CONFERENCE ON HIGH PERFORMANCE COMPUTING NETWORKING, STORAGE AND ANALYSIS, 2009,
  • [9] A STUDY ON PROCESSOR-MEMORY INTERCONNECTION IN MULTIMICROPROCESSOR SYSTEMS
    MARSAN, MA
    CONTE, G
    DELCORSO, D
    GREGORETTI, F
    ALTA FREQUENZA, 1981, 50 (03): : 122 - 130
  • [10] Performance model of processor-memory interconnections for multiprocessors
    Wang, J.
    Chen, S.-S.
    Proceedings of the ISMM International Symposium Computer Applications in Design, Simulation and Analysis, 1991,