An efficient algorithm for fir filter bank completion

被引：0

作者：

Popeea, C ^{[1
]}

Dumitrescu, B ^{[1
]}

Jora, B ^{[1
]}

机构：

[1] Politechnica Univ Bucharest, Dept Control & Comp, Bucharest 77206, Romania

来源：

2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM | 2001年

关键词：

D O I：

暂无

中图分类号：

O42 [声学];

学科分类号：

070206 ; 082403 ;

摘要：

This paper presents an algorithm for designing an FIR paraunitary filter bank when one or several filters arc given. The algorithm is based on the properties of the balanced state-space representation of the polyphase matrix. We show that this representation may be computed via a single RQ decomposition, thus gaining significant efficience with respect to previous work. Application of the algorithm to signal adapted filter banks is also discussed.

引用

页码：3629 / 3632

页数：4

共 50 条

[41] Computationally efficient algorithm for reducing the complexity of software radio receiver's filter bank
Hassani, Malihah
Karami-Mollaei, Mohammad Reza
Mohammad-Taheri, Mahmoud
DIGITAL SIGNAL PROCESSING, 2006, 16 (06) : 880 - 888
[42] Design And Analysis Of Various Slice Reduction Algorithm For Low Power And Area Efficient Fir Filter
Umasankar, A.
Vasudevan, N.
2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 259 - 263
[43] A Computationally Efficient Tensor Completion Algorithm
Tsaknakis, Ioannis C.
Giampouras, Paris, V
Rontogiannis, Athanasios A.
Koutroumbas, Konstantinos D.
IEEE SIGNAL PROCESSING LETTERS, 2018, 25 (08) : 1266 - 1270
[44] Design of variable fractional delay fir filter using differentiator bank
Tseng, CC
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 421 - 424
[45] Global Optimum Design of Uniform FIR Filter Bank With Magnitude Constraints
Wu, C. Z.
Teo, K. L.
Rehbock, V.
Dam, H. H.
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2008, 56 (11) : 5478 - 5486
[46] On completion of M-channel perfect reconstruction filter banks with prescribed admissible fir scaling filter
Chen, YJ
Amaratunga, K
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 177 - 180
[47] Efficient and expandable interpolating FIR filter design and implementation
Chorevas, A.
Reisis, D.
Computers and Computational Engineering in Control, 1999, : 226 - 230
[48] Hardware-Efficient Parallel FIR Filter Structure Based on Modified Cook-Toom Algorithm
Tian, Qiaoyu
Wang, Yinan
Liu, Guiqing
Liu, Xiangyu
Diao, Jietao
Xu, Hui
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 342 - 345
[49] Design and implementation of efficient FIR filter based on FPGA
Jiang, Li-Ping
Tan, Xue-Qin
Wang, Jian-Xin
Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128
[50] An efficient dc-notch FIR filter design
Kim, K. J.
Nam, S. W.
PROCEEDINGS OF SICE ANNUAL CONFERENCE, VOLS 1-8, 2007, : 16 - 19

← 1 2 3 4 5 →