CNFET-based design of resilient MCML XOR/XNOR circuit at 16-NM technology node

被引:0
|
作者
Srivastava, Pragya [1 ]
Islam, Aminul [1 ]
机构
[1] Birla Inst Technol, Dept Elect & Commun Engn, Ranchi 835215, Bihar, India
关键词
CNFET; EDP; MOS current mode logic; Power delay Product; Propagation delay (t(p)); Variability; FIELD-EFFECT TRANSISTORS; COMPACT SPICE MODEL; INCLUDING NONIDEALITIES;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Due to aggressive scaling, CMOS technology is facing a few critical issues. Few of them are variability, subthreshold leakage, gate leakage, and short-channel effects. Variability has become a metric of equal importance as power, delay, and area in deep submicron technology node. Therefore, this paper carries out power delay product (PDP) variability analysis of MOS current mode logic (MCML) and CMOS inverter/buffer and XOR/XNOR circuits in addition to propagation delay (t(p)), average power (PWR), power-delay product (PDP) and energy-delay product (EDP) analysis at 16-nm technology node. MCML inverter/buffer (XOR/XNOR) circuits prove their robustness by exhibiting 1.66x (1.82x) improvement in PDP variability at nominal supply voltage of V-DD = 0.7 V. Therefore, this work realizes XOR/XNOR circuit using carbon nanotube field effect transistor (CNFET). CNFET based MCML XOR/XNOR circuit exhibits lower t(p) (by 91.20x), lower PDP (by 3.15x) and lower EDP (by 287.69x) compared to MOSFET based MCML XOR/XNOR at nominal V-DD.
引用
收藏
页码:261 / 267
页数:7
相关论文
共 13 条
  • [1] Performance Evaluation of MCML-Based XOR/XNOR Circuit at 16-nm Technology Node
    Dwivedi, Amit Krishna
    Srivastava, Pragya
    Tarannum, Farha
    Suman, Smriti
    Islam, Aminul
    2014 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2014, : 512 - 516
  • [2] Design of Variation-Resilient CNFET-Based Schmitt Trigger Circuits with Optimum Hysteresis at 16-nm Technology Node
    Dokania, Vishesh
    Islam, Aminul
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [3] A new design method for imperfection-immune CNFET-based circuit design
    Ebrahimi, Seyyed Ashkan
    Reshadinezhad, Mohammad Reza
    Bohlooli, Ali
    MICROELECTRONICS JOURNAL, 2019, 85 : 62 - 71
  • [4] Performance Evaluation of CNFET Based Operational Amplifier at Technology Node Beyond 45-nm
    Kafeel, Mohd. Ajmal
    Hasan, Mohd.
    Alam, Mohd. Shah
    Kumar, A.
    Prasad, S.
    Islam, A.
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [5] CNFET-Based Design of Energy-Efficient Symmetric Three-Input XOR and Full Adder Circuits
    Mehrabi, Shima
    Mirzaee, Reza Faghih
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Hashemipour, Omid
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2013, 38 (12) : 3367 - 3382
  • [6] Optimized Design of a 32-nm CNFET-Based Low-Power Ultrawideband CCII
    Imran, Ale
    Hasan, Mohd
    Islam, Aminul
    Abbasi, Shuja Ahmad
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (06) : 1100 - 1109
  • [7] Design Optimization of 16-nm Bulk FinFET Technology via Geometric Programming
    Su, Ping-Hsun
    Li, Yiming
    2014 INTERNATIONAL WORKSHOP ON COMPUTATIONAL ELECTRONICS (IWCE), 2014,
  • [8] Design of a high performance CNFET 10T SRAM cell at 5nm technology node
    Yang, Zihao
    Yin, Minghui
    You, Yunxia
    Li, Zhiqiang
    Liu, Xin
    Zhang, Weihua
    IEICE ELECTRONICS EXPRESS, 2023, 20 (12):
  • [9] Design of Voltage Mode Electronically Tunable First Order All Pass Filter in ±0.7 V 16 nm CNFET Technology
    Masud, Muhammad
    A'ain, Abu
    Khan, Iqbal
    Husin, Nasir
    ELECTRONICS, 2019, 8 (01)
  • [10] Design of low power, variation tolerant single bitline 9T SRAM cell in 16-nm technology in subthreshold region
    Roy, Chandramauleshwar
    Islam, Aminul
    MICROELECTRONICS RELIABILITY, 2021, 120