A new all-digital phase-locked loop with high precision and low jitter

被引:3
作者
Chow, Hwang-Cherng [1 ]
Su, Chung-Hsin [1 ]
机构
[1] Chang Gung Univ, Dept & Grad Inst Elect Engn, Tao Yuan, Taiwan
关键词
all-digital phase-locked loop; digitally controlled oscillator; high precision; low jitter; delay element;
D O I
10.1080/00207210802447827
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new method is proposed in this article to accomplish the fine tune unit of the digitally controlled oscillator of an all-digital phase-locked loop (ADPLL). Instead of using adjustable currents, we utilise the difference of the equivalent capacitance obtained from the drain of MOS transistors between on and off states as the fine tune delay parameter. Based on post-layout simulation results, the time resolution of the fine tune delay element can achieve results as good as 1.7126ps. The operating frequency of this presented ADPLL ranges from 308 to 587MHz. As compared to prior arts, the power consumption per MHz is reduced over 15% and the jitter is as low as 5ps, which is a significant improvement.
引用
收藏
页码:1241 / 1249
页数:9
相关论文
共 50 条
  • [21] Fractional spur reduction technique using 45° phase dithering in phase interpolator based all-digital phase-locked loop
    Ko, J.
    Heo, M.
    Lee, J.
    Kim, C.
    Lee, M.
    ELECTRONICS LETTERS, 2016, 52 (23) : 1920 - 1922
  • [22] A 0.7-to-1.1-GHz All-Digital Phase-Locked Loop With A New Phase Frequency Detector AND Controlled Oscillator With Body-Biasing
    Shabaany, Mohammad Hassan
    Saneei, Mohsen
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 54 - 58
  • [23] Capacitive Boosted Ring Oscillators for All-Digital Phase-Locked Loops (ADPLLs)
    Balikai, Vikas
    Kittur, Harish
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (15)
  • [24] A low jitter phase-locked loop based on self-biased techniques
    Xian, Zhang
    Hhua, Liu
    Lei, Li
    IEICE ELECTRONICS EXPRESS, 2015, 12 (16):
  • [25] A Low-Jitter Self-Biased Phase-Locked Loop for SerDes
    Yuan, Heng-zhou
    Guo, Yang
    Liu, Yao
    Liang, Bin
    Guo, Qian-cheng
    Tan, Jia-wei
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 59 - 60
  • [26] An Adaptive Kalman Filter based Digital Phase Detector for All Digital Phase-Locked Loop
    Wu, Ke
    Shi, Chenyue
    Li, Yuchen
    Gu, Changzhan
    Jinjing
    2021 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2021), 2021,
  • [27] A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration
    Musa, Ahmed
    Deng, Wei
    Siriburanon, Teerachot
    Miyahara, Masaya
    Okada, Kenichi
    Matsuzawa, Akira
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (01) : 50 - 60
  • [28] Analysis and design of direct reference feed-forward compensation for fast-settling all-digital phase-locked loop
    Chaivipas, Win
    Matsuzawa, Akira
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 793 - 801
  • [29] A Low-Jitter Harmonic-Free All-Digital Delay-Locked Loop for Multi-Channel Vernier TDC
    Tong, Jiyun
    Wang, Sha
    Zhang, Shuang
    Zhang, Mengdi
    Zhao, Ye
    Zhao, Fazhan
    SENSORS, 2022, 22 (01)
  • [30] A TDC-less all-digital phase locked loop for medical implant applications
    Palaniappan, Arjun Ramaswami
    Siek, Liter
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 69 : 168 - 178