共 27 条
- [1] [Anonymous], MICROWAVE ENG
- [3] GUPTA KG, 1996, MICROSTRIP LINES SLO, pCH8
- [4] Jitter-induced power/ground noise in CMOS PLLs: A design perspective [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 209 - 213
- [5] Analysis of jitter due to power-supply noise in phase-locked loops [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 443 - 446
- [7] Ji Y., 2000, Applied Computational Electromagnetics Society Journal, V15, P1
- [8] JOHNSON HW, 1993, HIGH SPEED DIGITAL D, pCH7
- [10] Significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 129 - 132