Hybrid analytical Modeling method for split power bus in multilayered package

被引:32
作者
Jeong, Y [1 ]
Lu, ACW
Wai, LL
Fan, W
Lok, BK
Park, H
Kim, J
机构
[1] Korea Adv Inst Sci & Technol, Div Elect Engn, Terahertz Interconnect & Package Lab, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Singapore Inst Mfg Technol, Singapore 638075, Singapore
关键词
multilayered package substrate; resonant cavity model; segmentation method; simultaneous switching noise (SSN); split power bus;
D O I
10.1109/TEMC.2006.870701
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As multiple chips are being integrated into a single package with increased operating frequency, switching noise coupling on power buses has become an important design issue. To reduce the noise coupling, a split power bus structure has been generally used in package substrates having multilayered power and ground planes. Consequently, there is an increasing need for an efficient method to analyze a split power bus in a multilayered package. This paper introduces a hybrid analytical modeling method for characterizing a split power bus in a multilayered package. The proposed method uses a resonant cavity model combined with a segmentation method. Furthermore, a port assignment technique and an associated calculation method for the equivalent circuit model parameter of the split gap are proposed. The proposed port assignment technique and the analytical equation make it possible to analyze a split power bus, especially in a multilayered package. To verify the proposed method, multilayered test packages are fabricated and tested by means of frequency-domain measurements. In addition, an optimal power bus design method was successfully demonstrated for suppressing noise coupling between chips on a single package. Finally, the proposed method and optimal power bus design method was verified using a series of frequency-domain and time-domain measurements.
引用
收藏
页码:82 / 94
页数:13
相关论文
共 27 条
  • [1] [Anonymous], MICROWAVE ENG
  • [2] SEGMENTATION METHOD USING IMPEDANCE MATRICES FOR ANALYSIS OF PLANAR MICROWAVE CIRCUITS
    CHADHA, R
    GUPTA, KC
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1981, 29 (01) : 71 - 74
  • [3] GUPTA KG, 1996, MICROSTRIP LINES SLO, pCH8
  • [4] Jitter-induced power/ground noise in CMOS PLLs: A design perspective
    Heydari, P
    Pedram, M
    [J]. 2001 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD 2001, PROCEEDINGS, 2001, : 209 - 213
  • [5] Analysis of jitter due to power-supply noise in phase-locked loops
    Heydari, P
    Pedram, M
    [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 443 - 446
  • [6] AN ANALYTICAL SOLUTION FOR THE COUPLED STRIPLINE-LIKE MICROSTRIP LINE PROBLEM
    HOMENTCOVSCHI, D
    MANOLESCU, A
    MANOLESCU, AM
    KREINDLER, L
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1988, 36 (06) : 1002 - 1007
  • [7] Ji Y., 2000, Applied Computational Electromagnetics Society Journal, V15, P1
  • [8] JOHNSON HW, 1993, HIGH SPEED DIGITAL D, pCH7
  • [9] Suppression of GHz, range power/ground inductive impedance and simultaneous switching noise using embedded film capacitors in multilayer packages and PCBs
    Kim, H
    Sun, BK
    Kim, J
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2004, 14 (02) : 71 - 73
  • [10] Significant reduction of power/ground inductive impedance and simultaneous switching noise by using embedded film capacitor
    Kim, H
    Jeong, Y
    Park, J
    Lee, S
    Hong, J
    Hong, Y
    Kim, J
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2003, : 129 - 132