Study of LOCOS-induced anomalous leakage current in thin film SOI MOSFET's

被引：0

作者：

Kawanaka, S ^{[1
]}

Onga, S

Okada, T

Oose, M

Iinuma, T

Shino, T

Yamada, T

Yoshimi, M

Watanabe, S

机构：

[1] R&D Ctr, Adv Semicond Device Lab, Kawasaki, Kanagawa 2108582, Japan

[2] R&D Ctr, Environm Engn Lab, Kawasaki, Kanagawa 2108582, Japan

[3] Toshiba Corp, Microelect Engn Lab, Kawasaki, Kanagawa 2108582, Japan

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 1999年 / E82C卷 / 07期

关键词：

SOI; LOCOS isolation; crystal defect; leakage current; stress;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Anomalous leakage current which flows between source and drain in thin film SOI MOSFET's is investigated. It is confirmed that the leakage current is caused by enhanced diffusion of the source/drain dopants along the LOCOS-induced crystal defects. Stress analysis by 2D simulation reveals that thinning a buried-oxide effectively suppresses deformation of an SOI film associated with over-oxidation during LOGOS. It is experimentally confirmed that using a SIMOX substrate which has a thinner buried-oxide causes no noticeable deformation of the SOI film nor anomalous leakage current.

引用

页码：1341 / 1346

页数：6

共 50 条

[21] Polysilicon source/drain thin film SOI MOSFET by using CMP technology
Lyu, JS
Kim, BW
Yoo, HJ
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 120 - 121
[22] Highly reliable thin film SOI device structure using substrate MOSFET
Shiozaki, K
Shionoya, J
Nishiwaki, T
Nakano, K
PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1997, 97 (23): : 191 - 196
[23] Design guideline of a thin film SOI power MOSFET for high thermal stability
Morisawa, Yuka
Kodama, Takuya
Matsumoto, Satoshi
MICROELECTRONICS RELIABILITY, 2012, 52 (9-10) : 2380 - 2384
[24] Modeling off-state leakage current of DG-SOI MOSFET's for low-voltage design
Yu, B
Tanaga, T
Hu, CM
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 15 - 17
[25] Optimization of process parameter variations on leakage current in SOI vertical double gate MOSFET device
Kaharudin, K. E.
Salehuddin, F.
Zain, A. S. M.
Aziz, M. N. I. Abd
JOURNAL OF MECHANICAL ENGINEERING AND SCIENCES, 2016, 10 (01) : 1895 - 1907
[26] Asymmetric Gate Oxide Thickness Technology for Reduction of Gate Induced Drain Leakage Current in Nanoscale Single Gate SOI MOSFET
Fathipour, Morteza
Kohani, Fatemeh
Ahangari, Zahra
COMMAD: 2008 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2008, : 136 - 139
[27] CHARGE-BASED LARGE-SIGNAL MODEL FOR THIN-FILM SOI MOSFET'S.
Lim, Hyung Kyu
Fossum, Jerry G.
1600, (SC-20):
[28] Stress-Induced Leakage Current and Charge Trapping in Cerium Dioxide Thin Film
Chiu, F. C.
Chang, S. H.
PHYSICS AND TECHNOLOGY OF HIGH-K MATERIALS 8, 2010, 33 (03): : 551 - 556
[29] Threshold voltage variation of parasitic transistors due to fixed charge at SOI/SiO2 interface in LOCOS-isolated SOI MOSFET's
Ipposhi, T
Iwamatsu, T
Miyamato, S
Inoue, Y
Miyoshi, H
1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 86 - 87
[30] Modelling of leakage current in ferroelectric thin film capacitors
Dawber, M
Scott, JF
FERROELECTRICS, 2001, 260 (1-4) : 487 - 492

← 1 2 3 4 5 →