CMOS-Photonics Codesign of an Integrated DAC-Less PAM-4 Silicon Photonic Transmitter

被引:24
作者
Sepehrian, Hassan [1 ]
Yekani, Amin [1 ]
Rusch, Leslie A. [1 ]
Shi, Wei [1 ]
机构
[1] Univ Laval, Dept Elect & Comp Engn, COPL, Quebec City, PQ G1V 0A6, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
CMOS-photonics codesign; depletion-mode modulator; hybrid integrated optical transmitter; lumped element electrode; multi-channel CMOS driver; multi-level modulation; PAM transmitter; segmented Mach-Zehnder modulator; silicon photonics; DESIGN; TRANSCEIVER; MODULATOR;
D O I
10.1109/TCSI.2016.2613514
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Codesign and integration of optical modulators and CMOS drivers is crucial for high-speed silicon photonic (SiP) transmitters to reach their full potential for low-cost, low-power electronic-photonic integrated systems. We present a CMOS-driven SiP multi-level optical transmitter implemented using a commercially available lateral p-n junction process. It uses a Mach-Zehnder modulator (MZM) segmented to increase speed and to lower the required power on a per segment basis to a level achievable with CMOS. A multi-channel driver is designed and implemented in 130 nm RF CMOS, providing a swing of 4 V in a push-pull configuration at 20 Gbaud. Binary data at the CMOS input is manipulated via digital logic to produce the proper persegment drive signals to generate a four-level pulse-amplitude modulation optical signal. Multi-level modulation is achieved using only binary signals as input (DAC-less). Cosimulation of the optical and electrical circuits shows good agreement with experiment. Reliable transmission is achieved without post-compensation at 28 Gb/s, and at 38 Gb/s when using postcompensation.
引用
收藏
页码:2158 / 2168
页数:11
相关论文
共 26 条
  • [1] Design strategies for source coupled logic gates
    Alioto, M
    Palumbo, G
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (05) : 640 - 654
  • [2] Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology
    Bae, Woorham
    Jeong, Gyu-Seob
    Kim, Yoonsoo
    Chi, Han-Kyu
    Jeong, Deog-Kyoon
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2234 - 2243
  • [3] Time-Domain Large-Signal Modeling of Traveling-Wave Modulators on SOI
    Bahrami, Hadi
    Sepehrian, Hassan
    Park, Chul Soo
    Rusch, Leslie Ann
    Shi, Wei
    [J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2016, 34 (11) : 2812 - 2823
  • [4] A Monolithic 25-Gb/s Transceiver With Photonic Ring Modulators and Ge Detectors in a 130-nm CMOS SOI Process
    Buckwalter, James F.
    Zheng, Xuezhe
    Li, Guoliang
    Raj, Kannan
    Krishnamoorthy, Ashok V.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (06) : 1309 - 1322
  • [5] Experimental study of 112 Gb/s short reach transmission employing PAM formats and SiP intensity modulator at 1.3 μm
    Chagnon, Mathieu
    Osman, Mohamed
    Poulin, Michel
    Latrasse, Christine
    Gagne, Jean-Frederic
    Painchaud, Yves
    Paquet, Carl
    Lessard, Stephane
    Plant, David
    [J]. OPTICS EXPRESS, 2014, 22 (17): : 21018 - 21036
  • [6] Cignoli M., 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, P1, DOI DOI 10.1109/ISSCC.2015.7063103
  • [7] 112-Gb/s monolithic PDM-QPSK modulator in silicon
    Dong, Po
    Xie, Chongjin
    Chen, Long
    Buhl, Lawrence L.
    Chen, Young-Kai
    [J]. OPTICS EXPRESS, 2012, 20 (26): : B624 - B629
  • [8] Ultrafast pulse-amplitude modulation with a femtojoule silicon photonic modulator
    Dube-Demers, Raphael
    LaRochelle, Sophie
    Shi, Wei
    [J]. OPTICA, 2016, 3 (06): : 622 - 627
  • [9] Design of ultrahigh-speed low-voltage CMOS CML buffers and latches
    Heydari, P
    Mohanavelu, R
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (10) : 1081 - 1093
  • [10] Design Optimization of On-Chip Inductive Peaking Structures for 0.13-μm CMOS 40-Gb/s Transmitter Circuits
    Kim, Jaeha
    Kim, Jeong-Kyoum
    Lee, Bong-Joon
    Jeong, Deog-Kyoon
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (12) : 2544 - 2555