Technology-Driven Limits on Runtime Power Management Algorithms for Multiprocessor Systems-on-Chip

被引:6
|
作者
Garg, Siddharth [1 ]
Marculescu, Diana [2 ]
Marculescu, Radu [2 ]
机构
[1] Univ Waterloo, ECE Dept, Waterloo, ON N2L 3G1, Canada
[2] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA
基金
美国国家科学基金会;
关键词
Algorithms; Performance; Power management; dynamic voltage and frequency scaling; process variations; reliability;
D O I
10.1145/2367736.2367739
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Runtime power management is a critical technique for reducing the energy footprint of digital electronic devices and enabling sustainable computing, since it allows electronic devices to dynamically adapt their power and energy consumption to meet performance requirements. In this article, we consider the case of MultiProcessor Systems-on-Chip (MPSoC) implemented using multiple Voltage and Frequency Islands (VFIs) relying on fine-grained Dynamic Voltage and Frequency Scaling (DVFS) to reduce the system power dissipation. In particular, we present a framework to theoretically analyze the impact of three important technology-driven constraints; (i) reliability-driven upper limits on the maximum supply voltage; (ii) inductive noise-driven constraints on the maximum rate of change of voltage/frequency; and (iii) the impact of manufacturing process variations on the performance of DVFS control for multiple VFI MPSoCs. The proposed analysis is general, in the sense that it is not bound to a specific DVFS control algorithm, but instead focuses on theoretically bounding the performance that any DVFS controller can possibly achieve. Our experimental results on real and synthetic benchmarks show that in the presence of reliability- and temperature-driven constraints on the maximum frequency and maximum frequency increment, any DVFS control algorithm will lose up to 87% performance in terms of the number of steps required to reach a reference steady state. In addition, increasing process variations can lead to up to 60% of fabricated chips being unable to meet the specified DVFS control specifications, irrespective of the DVFS algorithm used. Nonetheless, we note that although conventional DVFS might become less effective with technology scaling, it will continue to play an important role in the context of emerging power management techniques, for example, for massively parallel multiprocessor systems where only a subset of cores can be turned on at any given point of time due to total power constraints.
引用
收藏
页数:17
相关论文
共 50 条
  • [1] TheSPoT: Thermal Stress-Aware Power and Temperature Management for Multiprocessor Systems-on-Chip
    Iranfar, Arman
    Kamal, Mehdi
    Afzali-Kusha, Ali
    Pedram, Massoud
    Atienza, David
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (08) : 1532 - 1545
  • [2] Embedded Multiprocessor Systems-on-Chip Programming
    Mignolet, Jean-Yves
    Wuyts, Roel
    IEEE SOFTWARE, 2009, 26 (03) : 34 - 41
  • [3] Design challenges in multiprocessor systems-on-chip
    Wolf, Wayne
    FROM MODEL-DRIVEN DESIGN TO RESOURCE MANAGEMENT FOR DISTRIBUTED EMBEDDED SYSTEMS, 2006, 225 : 1 - 8
  • [4] Systems-on-chip: what are the limits?
    Roza, E
    ELECTRONICS & COMMUNICATION ENGINEERING JOURNAL, 2001, 13 (06): : 249 - 255
  • [5] Simulating Reconfigurable Multiprocessor Systems-on-Chip with MPSoCSim
    Wehner, Philipp
    Rettkowski, Jens
    Kalb, Tobias
    Goehringer, Diana
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 16 (01)
  • [6] RTOS and codesign toolkit for multiprocessor systems-on-chip
    Honda, Shinya
    Tomiyarna, Hiroyuki
    Takada, Hiroaki
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 336 - +
  • [7] Application-specific multiprocessor Systems-on-Chip
    Jerraya, AA
    Baghdadi, A
    Cesário, W
    Gauthier, L
    Lyonnard, D
    Nicolescu, G
    Paviot, Y
    Yoo, S
    MICROELECTRONICS JOURNAL, 2002, 33 (11) : 891 - 898
  • [8] Monolithic distributed power management for Systems-on-Chip (SoC)
    Abedinpour, S
    Bakkaloglu, B
    Kiaei, S
    ANNALS OF TELECOMMUNICATIONS, 2004, 59 (7-8) : 938 - 973
  • [9] A Taxonomy of Reconfigurable Single-/Multiprocessor Systems-on-Chip
    Goehringer, Diana
    Perschke, Thomas
    Huebner, Michael
    Becker, Juergen
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2009, 2009
  • [10] Scalable Performance Monitoring of Application Specific Multiprocessor Systems-on-Chip
    Ambrose, Jude Angelo
    Cassisi, Vito
    Murphy, Daniel
    Li, Tuo
    Jayasinghe, Darshana
    Parameswaran, Sri
    2013 8TH IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS (ICIIS), 2013, : 315 - 320