Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique

被引:10
|
作者
Hwang, Yin-Tsung [1 ]
Lin, Jin-Fa [2 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan
[2] Chaoyang Univ Technol, Dept Informat & Commun Engn, Taichung 41349, Taiwan
关键词
Extended true-single-phase-clock flip flops (E-TSPC FF); low power; low voltage; prescaler; FREQUENCY-SYNTHESIZER; HIGH-SPEED; PRESCALER; OPTIMIZATION; DIVIDER;
D O I
10.1109/TVLSI.2011.2161598
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for low supply voltage and low power consumption applications is presented. By using a wired OR scheme; only one transistor is needed to implement both the counting logic and the mode selection control. This can enhance the working frequency of the counter due to a reduced critical path between the E-TSPC flip flops (FFs). Since the number of transistor stacking between the power rails is kept at merely two, the proposed design is sustainable to low V-DD operations (531 MHz at 0.6 V V-DD) for the power saving purpose. Simulation results show that compared with two classic E-TSPC based designs in 0.18 mu m process technology, as much as 16.4% in operation speed and 39% in power-delay-product can be achieved by the proposed design.
引用
收藏
页码:1738 / 1742
页数:5
相关论文
共 50 条
  • [41] Design of Low Power High Speed ALU Using Feedback Switch Logic
    Prakash, Patanjali
    Saxena, A. K.
    2009 INTERNATIONAL CONFERENCE ON ADVANCES IN RECENT TECHNOLOGIES IN COMMUNICATION AND COMPUTING (ARTCOM 2009), 2009, : 899 - 902
  • [42] Low-Voltage and Low-Power True-Single-Phase 16-Transistor Flip-Flop Design
    Lin, Jin-Fa
    Hong, Zheng-Jie
    Wu, Jun-Ting
    Tung, Xin-You
    Yang, Cheng-Hsueh
    Yen, Yu-Cheng
    SENSORS, 2022, 22 (15)
  • [43] High Speed Low Power True Single Phase Clock CMOS Divide by 2/3 Prescaler
    Ji, Xincun
    Yan, Xu
    Guo Fengqi
    Guo, Yufeng
    CONFERENCE PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON CIRCUITS, DEVICES AND SYSTEMS (ICCDS), 2017, : 80 - 83
  • [44] Design of Low Power RSC Encoder Using Reversible Logic
    Aishvarya, J.
    Manindra, P. S. N. V. V. Sai
    Priya, P. Sathya
    Rao, Kruthi Vaseeshwar
    Prabhu, E.
    INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 213 - 219
  • [45] Design of Resistor String Digital to Analog Converter using nano Dimensional MOS Transistor for Low Power and High Speed Circuit Application
    Bari, Surajit
    De, Debashis
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 380 - 382
  • [46] A High-Speed Low-Power Divide-by-3/4 Prescaler using E-TSPC Logic DFFs
    Shen, Tianchen
    Liu, Jiabing
    Song, Chunyi
    Xu, Zhiwei
    ELECTRONICS, 2019, 8 (05):
  • [47] Design of a 3T Current Reference for Low-Voltage, Low-Power Operation
    De Rose, Raffaele
    Crupi, Felice
    Paliy, Maksym
    Lanuzza, Marco
    Iannaccone, Giuseppe
    2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 13 - 16
  • [48] Ultra Low Power Circuit Design using Tunnel FETs
    Mukundrajan, Ravindhiran
    Cotter, Matthew
    Saripalli, Vinay
    Irwin, Mary Jane
    Datta, Suman
    Narayanan, Vijaykrishnan
    2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2012, : 153 - 158
  • [49] Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-Energy Applications
    Garcia, Jose C.
    Montiel-Nelson, Juan A.
    Sosa, J.
    Navarro, Hector
    Nooshabadi, Saeid
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 196 - +
  • [50] Pass-Transistor-Enabled Split Input Voltage Level Shifter for Ultra-Low-Power Applications
    Chandrasekhar, Chakali
    Basha, Mohammed Mahaboob
    Das, Sari Mohan
    Hemakesavulu, Oruganti
    Dholvan, Mohan
    Syed, Javed
    MICROMACHINES, 2025, 16 (01)