Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique

被引:10
|
作者
Hwang, Yin-Tsung [1 ]
Lin, Jin-Fa [2 ]
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 40227, Taiwan
[2] Chaoyang Univ Technol, Dept Informat & Commun Engn, Taichung 41349, Taiwan
关键词
Extended true-single-phase-clock flip flops (E-TSPC FF); low power; low voltage; prescaler; FREQUENCY-SYNTHESIZER; HIGH-SPEED; PRESCALER; OPTIMIZATION; DIVIDER;
D O I
10.1109/TVLSI.2011.2161598
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An extended true-single-phase-clock (E-TSPC) based divide-by-2/3 counter design for low supply voltage and low power consumption applications is presented. By using a wired OR scheme; only one transistor is needed to implement both the counting logic and the mode selection control. This can enhance the working frequency of the counter due to a reduced critical path between the E-TSPC flip flops (FFs). Since the number of transistor stacking between the power rails is kept at merely two, the proposed design is sustainable to low V-DD operations (531 MHz at 0.6 V V-DD) for the power saving purpose. Simulation results show that compared with two classic E-TSPC based designs in 0.18 mu m process technology, as much as 16.4% in operation speed and 39% in power-delay-product can be achieved by the proposed design.
引用
收藏
页码:1738 / 1742
页数:5
相关论文
共 50 条
  • [31] Transistor- and circuit-design optimization for low-power CMOS
    Chang, Mi-Chang
    Chang, Chih-Sheng
    Chao, Chih-Ping
    Goto, Ken-Ichi
    Ieong, Meikei
    Lu, Lee-Chung
    Diaz, Carlos H.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) : 84 - 95
  • [32] Reversed Signal Propagation BDD Based Low-Power Pass-Transistor Logic Synthesis
    Bhuvaneswari, Thangavel
    Prasad, Vishnuvajjula Charan
    Singh, Ajay Kumar
    IEEJ TRANSACTIONS ON ELECTRICAL AND ELECTRONIC ENGINEERING, 2013, 8 : S66 - S71
  • [33] Design of Low Power All Pass Filters using CCII
    Krishna, G. V. V. S. R.
    Naidu, G. Appala
    Krishna, B. T.
    2012 NATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION SYSTEMS (NCCCS), 2012, : 309 - 311
  • [34] Design of Low-Voltage Low-Power CMOS Second Generation Current Conveyor by using the Genetic Algorithm
    El Beqal, Asmae
    Benhala, Bachir
    Zorkani, Izeddine
    2022 2ND INTERNATIONAL CONFERENCE ON INNOVATIVE RESEARCH IN APPLIED SCIENCE, ENGINEERING AND TECHNOLOGY (IRASET'2022), 2022, : 929 - 933
  • [35] Low-Voltage Tunable Reciprocal Circuit Using FGMOS Technique
    Gupta, Maneesha
    Pandey, Rishikesh
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2012, 7 (03): : 181 - 190
  • [36] A Low Voltage and Low Power Flip-flop Design Using Virtual VDD Scheme
    Lin, Jin-Fa
    Yu, Shao-Wei
    Tsai, Chang-Ming
    Sheu, Ming-Hwa
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (05) : 505 - 509
  • [37] Design of High Speed Low Power Counter using Pipelining
    Vijeyakumar, K. N.
    Sumathy, V.
    Pramod, P.
    Saravanakumar, S.
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2014, 73 (02): : 117 - 123
  • [38] Novel Low Power Noise Tolerant Dynamic Circuit Design Technique
    Mazumdar, Kaushik
    Pattanaik, Manisha
    Prakash, R. Bhanu
    TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 311 - 315
  • [39] Multi-Threshold Voltage CMOS Design for Low-Power Half Adder Circuit
    Kushwah, Preeti
    Khandelwal, Saurabh
    Akashe, Shyam
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2015, 14 (5-6)
  • [40] Low Power Design of 4-bit Simultaneous Counter using Digital Switching Circuits for Low Range
    Gavaskar, K.
    Malathi, D.
    Dhivya, R.
    Dayana, R. Dimple
    Dharun, I
    2020 5TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS' 20), 2020, : 316 - 320