A Novel Design for Low Power Re-RAM Based Non-Volatile Flip Flop Using Content Addressable Memory

被引：0
|
作者：
Hemavathy, B. [1 ]
Meenakshi, V. [2 ]
机构：
[1] Sona Coll Technol Autonomous, VLSI Design, Salem, India
[2] Sona Coll Technol Autonomous, Salem, India
来源：
2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM) | 2017年
关键词：
Resistive random access memory; nonvolatile; NVFF; SRAM; nvSRAM; nvCAM;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Low power consumption is the major issue in electronic systems and memories are the major contributors of the power consumption. Resistive Memories (ReRAMs) has fast access time, ultra-low stand by power and high reliability. Memristor based NV logics like resistive SRAM and resistive CAM memories were proposed and focused on the behavior of resistive property with memory operation. Complementary metal oxide semiconductor technology is used to design nvff with memristor. The resistive CAM has less power and timing compared to resistive SRAM. The total power, delay and area were analyzed and compared for both ReSRAM and ReCAM.
引用
收藏
页码：879 / 883
页数：5
相关论文
共 50 条
  • [41] Spin Orbit Torque Non-Volatile Flip-Flop for High Speed and Low Energy Applications
    Jabeur, Kotb
    Di Pendina, Gregory
    Bernard-Granger, Fabrice
    Prenat, Guillaume
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (03) : 408 - 410
  • [42] A Non-Volatile Low-Power TCAM Design Using Racetrack Memories
    Junsangsri, Pilin
    Han, Jie
    Lombardi, Fabrizio
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 525 - 528
  • [43] Design of Low Power Memory Cell Using D Flip Flop Under Adiabatic Reduction Technique
    Chaudhary, Pooja
    Das, Bijoy Kishore
    Ahuja, Swaran
    2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 20 - 23
  • [44] ECRL-based low power flip-flop design
    Ng, KW
    Lau, KT
    MICROELECTRONICS JOURNAL, 2000, 31 (05) : 365 - 370
  • [45] Design of Low Power Memory Architecture Using 4T Content Addressable Memory Cell
    Ramakrishna, Pasula
    Rajendar, S.
    Malladhi, Nagarjuna
    2017 4TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2017,
  • [46] Design of low-power Content-Addressable Memory cell
    Cheng, KH
    Wei, CH
    Chen, YW
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1447 - 1450
  • [47] Design and Implementation of a Low Power Ternary Content Addressable Memory (TCAM)
    Karthik, S.
    Karthick, D.
    Sanjaya, M., V
    Rao, Madhav
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 15 - 16
  • [48] Novel Low-Complexity and Low-Power Flip-Flop Design
    Lin, Jin-Fa
    Hong, Zheng-Jie
    Tsai, Chang-Ming
    Wu, Bo-Cheng
    Yu, Shao-Wei
    ELECTRONICS, 2020, 9 (05)
  • [49] High-Performance Double Node Upset-Tolerant Non-Volatile Flip-Flop Design
    Alghareb, Faris S.
    Zand, Ramtin
    DeMara, Ronald F.
    IEEE SOUTHEASTCON 2018, 2018,
  • [50] A Pure Logic CMOS Based Low Power Non-Volatile Random Access Memory
    Wang, Liye
    Li, Shulong
    Pan, Liyang
    2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,
12345