A Novel Design for Low Power Re-RAM Based Non-Volatile Flip Flop Using Content Addressable Memory

被引：0
|
作者：
Hemavathy, B. [1 ]
Meenakshi, V. [2 ]
机构：
[1] Sona Coll Technol Autonomous, VLSI Design, Salem, India
[2] Sona Coll Technol Autonomous, Salem, India
来源：
2017 THIRD INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING & MANAGEMENT (ICONSTEM) | 2017年
关键词：
Resistive random access memory; nonvolatile; NVFF; SRAM; nvSRAM; nvCAM;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Low power consumption is the major issue in electronic systems and memories are the major contributors of the power consumption. Resistive Memories (ReRAMs) has fast access time, ultra-low stand by power and high reliability. Memristor based NV logics like resistive SRAM and resistive CAM memories were proposed and focused on the behavior of resistive property with memory operation. Complementary metal oxide semiconductor technology is used to design nvff with memristor. The resistive CAM has less power and timing compared to resistive SRAM. The total power, delay and area were analyzed and compared for both ReSRAM and ReCAM.
引用
收藏
页码：879 / 883
页数：5
相关论文
共 50 条
  • [21] Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology
    Di Pendina, Gregory
    Torki, Kholdoun
    Prenat, Guillaume
    Guillemenet, Yoann
    Torres, Lionel
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 83 - +
  • [22] Utilizing Valley-Spin Hall Effect in WSe2 for Low Power Non-Volatile Flip-Flop Design
    Cho, K.
    Thirumala, S. K.
    Liu, X.
    Thakuria, N.
    Chen, Z.
    Gupta, S. K.
    2020 DEVICE RESEARCH CONFERENCE (DRC), 2020,
  • [23] A novel low power flip-flop design using footless scheme
    Jin-Fa Lin
    Ming-Yan Tsai
    Ching-Sheng Chang
    Yu-Ming Tsai
    Analog Integrated Circuits and Signal Processing, 2018, 97 : 365 - 370
  • [24] A novel low power flip-flop design using footless scheme
    Lin, Jin-Fa
    Tsai, Ming-Yan
    Chang, Ching-Sheng
    Tsai, Yu-Ming
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (02) : 365 - 370
  • [25] Fine-Grained Power Gating Using an MRAM-CMOS Non-Volatile Flip-Flop
    Park, Jaeyoung
    Yim, Young Uk
    MICROMACHINES, 2019, 10 (06)
  • [26] A Non-Volatile Flip-Flop Circuit Using One MTJ and Reference Resistance
    1600, Institute of Electrical and Electronics Engineers Inc.
  • [27] A Novel MTJ-Based Non-Volatile Ternary Content-Addressable Memory for High-Speed, Low-Power, and High-Reliable Search Operation
    Wang, Chengzhi
    Zhang, Deming
    Zeng, Lang
    Deng, Erya
    Chen, Jie
    Zhao, Weisheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (04) : 1454 - 1464
  • [28] A non-volatile flip-flop circuit using one MTJ and reference resistance
    Kaizu, Kousei
    Usami, Kimiyoshi
    2024 INTERNATIONAL TECHNICAL CONFERENCE ON CIRCUITS/SYSTEMS, COMPUTERS, AND COMMUNICATIONS, ITC-CSCC 2024, 2024,
  • [29] A Ferroelectric-Based Non-Volatile Flip-Flop for Wearable Healthcare Systems
    Izumi, Shintaro
    Kawaguchi, Hiroshi
    Yoshimoto, Masahiko
    Kimura, Hiromitsu
    Fuchikami, Takaaki
    Marumoto, Kyoji
    Fujimori, Yoshikazu
    2015 15TH NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM (NVMTS), 2015,
  • [30] Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design
    Kazi, Ibrahim
    Meinerzhagen, Pascal
    Gaillardon, Pierre-Emmanuel
    Sacchetto, Davide
    Leblebici, Yusuf
    Burg, Andreas
    De Micheli, Giovanni
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (11) : 3155 - 3164
12345