250 mW 2.488 Gbit s and 622 Mbit s SONET SDH bit-error-monitoring LSI

被引:3
作者
Kawai, K [1 ]
Ichino, H [1 ]
机构
[1] NTT, Photon Netwrok Lab, Yokosuka, Kanagawa 2390847, Japan
关键词
D O I
10.1049/el:19990649
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A bit-error-moniroring LSI for 2.488Gbit/s and 622Mbit/s SONET/SDH frames is presented for transparent optical networks. A new architecture specific to the monitoring LSI is adopted and low power bipolar LSI design techniques are used to achieve 250mW power consumption and a 9.6mm-square package.
引用
收藏
页码:914 / 916
页数:3
相关论文
共 3 条
[1]  
KAWAI K, 1997, ISSCC FEB, P158
[2]   Photonic transport network architecture and OA&M technologies to create large-scale robust networks [J].
Okamoto, S .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1998, 16 (07) :995-1007
[3]   HIGH-SPEED REGENERATOR SECTION TERMINATING LSIS [J].
YAMABAYASHI, Y ;
SATO, Y ;
MATSUOKA, S ;
HOHKAWA, K .
ELECTRONICS LETTERS, 1993, 29 (23) :2057-2058