Digital Calibration and Correction Methods for CMOS Analog-to-Digital Converters

被引:3
作者
Dosho, Shiro [1 ]
机构
[1] Panasonic Corp, Digital Core Dev Ctr, Moriguchi, Osaka 5708501, Japan
关键词
analog circuits; Moore's law; high performance; system LSIs; miniaturization; digital calibration; correction; PIPELINED A/D CONVERTER;
D O I
10.1587/transele.E95.C.421
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Along with the miniaturization of CMOS-LSIs, control methods for LSIs have been extensively developed. The most predominant method is to digitize observed values as early as possible and to use digital control. Thus, many types of analog-to-digital converters (ADCs) have been developed such as temperature, time, delay, and frequency converters. ADCs are the easiest circuits into which digital correction methods can be introduced because their outputs are digital. Various types of calibration method have been developed, which has markedly improved the figure of merits by alleviating margins for device variations. The above calibration and correction methods not only overcome a circuit's weak points but also give us the chance to develop quite new circuit topologies and systems. In this paper, several digital calibration and correction methods for major analog-to-digital converters are described, such as pipelined ADCs, delta-sigma ADCs, and successive approximation ADCs.
引用
收藏
页码:421 / 431
页数:11
相关论文
共 26 条
[1]  
[Anonymous], 1965, Electronics
[2]   A 6bit, 7mW, 250fJ, 700MS/s Subranging ADC [J].
Asada, Yusuke ;
Yoshihara, Kei ;
Urano, Tatsuya ;
Miyahara, Masaya ;
Matsuzawa, Akira .
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, :141-144
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]  
Chun-Cheng Liu, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P386, DOI 10.1109/ISSCC.2010.5433970
[5]  
Gotoh K., 1986, Proceedings of the IEEE 1986 Custom Integrated Circuits Conference (Cat. No.86CH2258-2), P366
[6]   A PIPELINED 5-MSAMPLE/S 9-BIT ANALOG-TO-DIGITAL CONVERTER [J].
LEWIS, SH ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) :954-961
[7]   A 13-B 2.5-MHZ SELF-CALIBRATED PIPELINED A/D CONVERTER IN 3-MU-M CMOS [J].
LIN, YM ;
KIM, B ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) :628-636
[8]   A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration [J].
Liu, HC ;
Lee, ZM ;
Wu, JT .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) :1047-1056
[9]   A 15b 20MS/s CMOS pipelined ADC with digital background calibration [J].
Liu, HC ;
Lee, ZM ;
Wu, JT .
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :454-455
[10]  
Malla P., 2008, ISSCC DIG TECHN PAPE, P496