One-Hot Residue Logarithmic Number Systems

被引:0
作者
Arnold, Mark G. [1 ]
Kouretas, Ioannis [2 ]
Paliouras, Vassilis [2 ]
Morgan, Austin [3 ]
机构
[1] XLNS Res, Laramie, WY 82073 USA
[2] Univ Patras, Patras, Greece
[3] Univ Wyoming, Laramie, WY 82071 USA
来源
2019 IEEE 29TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS 2019) | 2019年
关键词
Logarithmic Number System; Residue Number System; One-Hot; Switching;
D O I
10.1109/patmos.2019.8862159
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
Switching behavior and dynamic power consumption of arithmetic circuits are influenced by the distribution of operands as well as the number system used to encode them. Binary integer encoding may cause severe switching fluctuation; the integer Residue Number System (RNS) reduces this by breaking the integer into smaller moduli, which in turn may use either binary or one-hot encoding. One-hot switching is nearly consistent regardless of operand distribution, but this comes at the cost of increased hit width. Reals are represented by mapping integers, such as well-known examples of fixed point and Floating Point (FP). A more unusual system is the Logarithmic Number System (LNS) that takes the logarithm of the absolute value of the real (its sign is encoded separately) into an integer. Combining one-hot, RNS and LNS offers real arithmetic circuits with nearly uniform switching at the cost of some complexity in word size, addition, conversion and sign-detection.
引用
收藏
页码:97 / 102
页数:6
相关论文
共 11 条
[1]  
[Anonymous], 1967, Residue arithmetic and its applications to computer technology
[2]  
Arnold M. G., 2005, ADV SIGNAL P ALG ARC, V5910, P197
[3]  
Arnold M. G., 2011, APPL SPEC SYST ARCH
[4]   The residue logarithmic number system: Theory and implementation [J].
Arnold, MG .
17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, :196-205
[5]   One-hot residue coding for low delay-power product CMOS design [J].
Chren, WA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :303-313
[6]  
Mousavi A., 2010, 5 INT C COMP SCI CON, DOI [10.1109/ICCIT.2010.5711144, DOI 10.1109/ICCIT.2010.5711144]
[7]  
Osinin I. P., 2018, RUSSIAN SUPERCOMPUTI, P334
[8]   A Modular-Logarithmic Coprocessor Concept [J].
Osinin, Ilya .
2017 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2017, :588-594
[9]  
Shalini R. V., 2018, SSRG INT J VLSI SIGN, V5
[10]  
Shalini R. V., 2016, CIRCUITS SYSTEMS, V7, P417, DOI [10.4236/cs.2016.74036, DOI 10.4236/CS.2016.74036]