A method for evaluating fault coverage using simulated fault injection for digitalized systems in nuclear power plants

被引:12
作者
Kim, SJ
Seong, PH
Lee, JS
Kim, MC
Kang, HG
Jang, SC
机构
[1] Korea Adv Inst Sci & Technol, Ctr Adv Reactor Res, Taejon 305701, South Korea
[2] Korea Adv Inst Sci & Technol, Dept Nucl & Quantum Engn, Taejon 305701, South Korea
[3] Korea Atom Energy Res Inst, Integrated Safety Assessment Team, Taejon 305353, South Korea
关键词
digital plant protection system; local coincidence logic processor; fault coverage; simulated fault injection; heartbeat-watchdog timer; ROM checksum;
D O I
10.1016/j.ress.2005.05.002
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The fault coverage for digital system in nuclear power plants is evaluated using a simulated fault injection method. Digital systems have numerous advantages, such as hardware elements share and hardware replication of the needed number of independent channels. However, the application of digital systems to safety-critical systems in nuclear power plants has been limited due to reliability concerns. In the reliability issues, fault coverage is one of the most important factors. In this study, we propose an evaluation method of the fault coverage for safety-critical digital systems in nuclear power plants. The system under assessment is a local coincidence logic processor for a digital plant protection system at Ulchin nuclear power plant units 5 and 6. The assessed system is simplified and then a simulated fault injection method is applied to evaluate the fault coverage of two fault detection mechanisms. From the simulated fault injection experiment, the fault detection coverage of the watchdog timer is 44.2% and that of the read only memory (ROM) checksum is 50.5%. Our experiments show that the fault coverage of a safety-critical digital system is effectively quantified using the simulated fault injection method. (c) 2005 Elsevier Ltd. All rights reserved.
引用
收藏
页码:614 / 623
页数:10
相关论文
共 15 条
[1]  
[Anonymous], 2000, AT89 SER HARDW DESCR
[2]  
[Anonymous], 1997, DIGITAL INSTRUMENTAT, DOI DOI 10.17226/5432
[3]   FAULT INJECTION - A METHOD FOR VALIDATING COMPUTER-SYSTEM DEPENDABILITY [J].
CLARK, JA ;
PRADHAN, DK .
COMPUTER, 1995, 28 (06) :47-56
[4]   COVERAGE MODELING FOR DEPENDABILITY ANALYSIS OF FAULT-TOLERANT SYSTEMS [J].
DUGAN, JB ;
TRIVEDI, KS .
IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (06) :775-787
[5]  
GOOK KH, 2002, RELIAB ENG SYST SAFE, V78, P307
[6]   Behavioral fault modeling in a VHDL synthesis environment [J].
Hayne, RJ ;
Johnson, BW .
17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, :333-340
[7]  
KAUFMAN LM, 2001, NUREGGR0200
[8]   A BEHAVIORAL FAULT SIMULATOR FOR IDEAL [J].
KHOCHE, A ;
SHERLEKAR, SD ;
VENKATESH, G ;
VENKATESWARAN, R .
IEEE DESIGN & TEST OF COMPUTERS, 1992, 9 (04) :14-21
[9]  
LEVENDEL YH, 1982, IEEE T COMPUT, V31, P577, DOI 10.1109/TC.1982.1676054
[10]  
MAO W, 1996, P INT TEST C, P150