Integrated Circuits Design Using Carbon Nanotube Field Effect Transistor

被引:0
作者
Kim, Yong-Bin [1 ]
机构
[1] Northeastern Univ, Boston, MA 02115 USA
来源
2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2016年
关键词
Carbon Nano Tube FET(CNTFET); integrated circuyits design; low power circuits; emerging technology; POWER;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Complementary metal-oxide-semiconductor (CMOS) technology scaling has been a main key for continuous progress in silicon-based semiconductor industry over the past three decades. However, the bulk CMOS technology has approached the scaling limit due to the increased short-channel effects as technology scales down to 90 nm and below. Last about a decade witnessed a dramatic increase in nanotechnology research, especially the nano-electronics. These technologies vary in their maturity. Carbon nanotubes (CNTFETs) are at the forefront of these emerging technologies because of the unique mechanical and electronic properties. This paper discusses and reviews the feasibility of the CNTFET's application at this point of time in integrated circuits design by investigating different types of circuit blocks considering the advantages that the CNTFETs
引用
收藏
页码:125 / 126
页数:2
相关论文
共 8 条
[1]   Electron transport and velocity oscillations in a carbon nanotube [J].
Akturk, Akin ;
Pennington, Gary ;
Goldsman, Neil ;
Wickenden, Alma .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (04) :469-474
[2]   LOW POWER DISSIPATION MOS TERNARY LOGIC FAMILY. [J].
Balla, Prabhakara C. ;
Antoniou, Andreas .
IEEE Journal of Solid-State Circuits, 1984, SC-19 (05) :739-749
[3]   Optimal body biasing for minimum leakage power in standby mode [J].
Kim, Kyung Ki ;
Kim, Yong-Bin .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :1161-+
[4]   A Novel Adaptive Design Methodology for Minimum Leakage Power Considering PVT Variations on Nanoscale VLSI Systems [J].
Kim, Kyung Ki ;
Kim, Yong-Bin .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (04) :517-528
[5]   CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits [J].
Lin, Sheng ;
Kim, Yong-Bin ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) :217-225
[6]  
MUKAIDONO M, 1986, IEEE T COMPUT, V35, P179, DOI 10.1109/TC.1986.1676738
[7]   Theory of ballistic nanotransistors [J].
Rahman, A ;
Guo, J ;
Datta, S ;
Lundstrom, MS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (09) :1853-1864
[8]   Carbon-nanotube-based voltage-mode multiple-valued logic design [J].
Raychowdhury, A ;
Roy, K .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2005, 4 (02) :168-179