Efficient Real-Time Digital Subcarrier Cross-Connect (DSXC) Based on Distributed Arithmetic DSP Algorithm

被引:2
作者
Xu, Tong [1 ]
Fumagalli, Andrea [2 ]
Hui, Rongqing [1 ]
机构
[1] Univ Kansas, Dept Elect Engn & Comp Sci, Lawrence, KS 66044 USA
[2] Univ Texas Dallas, Erik Jonsson Sch Engn & Comp Sci, Richardson, TX 75083 USA
关键词
Finite impulse response filters; Optical filters; Field programmable gate arrays; OFDM; Real-time systems; Table lookup; Distributed arithmetic; DSXC; FPGA; frequency translation; resampling filter; NYQUIST PULSE GENERATION; FPGA;
D O I
10.1109/JLT.2019.2937787
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two real-time functions of digital subcarrier cross-connect (DSXC) are experimentally demonstrated for the first time using distributed arithmetic (DA) in a field programmable gate array (FPGA) platform. Both frequency translation and channel selection in DSXC are implemented using DA-based resampling filters, achieving flexible modulation format and fine data-rate granularity of many concurrent subcarrier channels. Compared with traditional resampling filters that leverage multipliers, the DA-based approach eliminates the need for DSP slices in the FPGA implementation and significantly reduces the hardware cost. By requiring only a few clock periods, the DA-based resampling filter is also significantly faster when compared to conventional FIR filters, whose overall latency is proportional to the filter order. The DA-based DSXC is therefore able to achieve improved spectral efficiency and programmability of multiple orthogonal subcarrier channels, while keeping low cross-connection latency and requiring low cost hardware resources when implemented in a FPGA platform.
引用
收藏
页码:3495 / 3505
页数:11
相关论文
共 20 条
  • [11] A new hardware architecture of lightweight and efficient real-time video chaos-based encryption algorithm
    Hadjadj, Mahieddine Anouar
    Sadoudi, Said
    Azzaz, Mohamed Salah
    Bendecheche, Hichem
    Kaibou, Redouane
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2022, 19 (06) : 1049 - 1062
  • [12] A new hardware architecture of lightweight and efficient real-time video chaos-based encryption algorithm
    Mahieddine Anouar Hadjadj
    Said Sadoudi
    Mohamed Salah Azzaz
    Hichem Bendecheche
    Redouane Kaibou
    Journal of Real-Time Image Processing, 2022, 19 : 1049 - 1062
  • [13] FPGA implementation of an efficient similarity-based adaptive window algorithm for real-time stereo matching
    Madaín Pérez-Patricio
    Abiel Aguilar-González
    Journal of Real-Time Image Processing, 2019, 16 : 271 - 287
  • [14] Priority-based joint EDF–RM scheduling algorithm for individual real-time task on distributed systems
    Rashmi Sharma
    Nitin Nitin
    Mohammed Abdul Rahman AlShehri
    Deepak Dahiya
    The Journal of Supercomputing, 2021, 77 : 890 - 908
  • [15] A Strategic Approach to Metric Management for a Real-time Process Based on a Task Scheduling Algorithm in Distributed Mobile Environments
    Gomez, Mariano Larios
    Flores, Perfecto Malaquias Quintero
    Garcia, Mario Anzures
    INTERNATIONAL JOURNAL OF COMBINATORIAL OPTIMIZATION PROBLEMS AND INFORMATICS, 2024, 15 (05): : 84 - 95
  • [16] A Real-Time Image Encryption Algorithm for a Distributed Energy System Based on the 13-D Complex Chaotic Sequence
    Huang, Zhe
    Zhang, Fangfang
    Kou, Lei
    Yuan, Quande
    Liu, Yuanhong
    IEEE MULTIMEDIA, 2023, 30 (04) : 71 - 81
  • [17] Priority-based joint EDF-RM scheduling algorithm for individual real-time task on distributed systems
    Sharma, Rashmi
    Nitin, Nitin
    AlShehri, Mohammed Abdul Rahman
    Dahiya, Deepak
    JOURNAL OF SUPERCOMPUTING, 2021, 77 (01) : 890 - 908
  • [18] A high-precision distributed neural processor for efficient computation of a new distributed FxSMAP-L algorithm applied to real-time active noise control systems
    Maya, Xochitl
    Garcia, Luis
    Vazquez, Angel
    Pichardo, Eduardo
    Sanchez, Juan-Carlos
    Perez, Hector
    Avalos, Juan -Gerardo
    Sanchez, Giovanny
    NEUROCOMPUTING, 2023, 518 : 545 - 561
  • [19] A memory and area-efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 DWT filters for real-time image decomposition
    Chakraborty, Anirban
    Banerjee, Ayan
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (05) : 1421 - 1446
  • [20] A memory and area-efficient distributed arithmetic based modular VLSI architecture of 1D/2D reconfigurable 9/7 and 5/3 DWT filters for real-time image decomposition
    Anirban Chakraborty
    Ayan Banerjee
    Journal of Real-Time Image Processing, 2020, 17 : 1421 - 1446