Least mean square adaptive digital background calibration of pipelined analog-to-digital converters

被引:141
作者
Chiu, Y [1 ]
Tsang, CW [1 ]
Nikolic, B [1 ]
Gray, PR [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2004年 / 51卷 / 01期
关键词
adaptive digital background calibration; capacitor mismatch; code domain; finite op-amp gain; finite-impulse response (FIR); linear equalizer (LE); least mean square (LMS); algorithm; noise enhancement; pipelined analog-to-digital converter (ADC);
D O I
10.1109/TCSI.2003.821306
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an adaptive digital technique to calibrate pipelined analog-to-digital converters (ADCs). Rather than achieving linearity by adjustment of analog component values, the new approach infers component errors from conversion results and applies digital postprocessing to correct those results. The scheme proposed here draws close analogy to the channel equalization problem commonly encountered in digital communications. We show that, with the help of a slow but accurate ADC, the proposed code-domain adaptive finite-impulse-response filter is sufficient to remove the effect of component errors including capacitor mismatch, finite op-amp gain, op-amp offset, and sampling-switch-induced offset, provided they are not signal-dependent. The algorithm is all digital, fully adaptive, data-driven, and operates in the background. Strong tradeoffs between accuracy and speed of pipelined ADCs are greatly relaxed in this approach with the aid of digital correction techniques. Analog precision problems are translated into the complexity of digital signal -processing circuits, allowing this approach to benefit from CMOS device scaling in contrast to most conventional correction techniques.
引用
收藏
页码:38 / 46
页数:9
相关论文
共 28 条
[1]  
Chin SY, 1996, IEEE J SOLID-ST CIRC, V31, P1201, DOI 10.1109/4.508271
[2]   Inherently linear capacitor error-averaging techniques for pipelined A/D conversion [J].
Chiu, Y .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (03) :229-232
[3]   A 10-B, 20 M-SAMPLE/S, 35-MW PIPELINE A/D CONVERTER [J].
CHO, TB ;
GRAY, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) :166-172
[4]   A power optimized 13-b Msamples/s pipelined analog-to-digital converter in 1.2 mu m CMOS [J].
Cline, DW ;
Gray, PR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :294-303
[5]   A 12-b digital-background-calibrated algorithmic ADC with-90-dB THD [J].
Erdogan, OE ;
Hurst, PJ ;
Lewis, SH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) :1812-1820
[6]  
Haykin SS., 2008, ADAPTIVE FILTER THEO
[7]   A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converter [J].
Ingino, JM ;
Wooley, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1920-1931
[8]  
Kajikawa Y, 2000, ELECTRON COMM JPN 3, V83, P51, DOI 10.1002/1520-6440(200012)83:12<51::AID-ECJC6>3.0.CO
[9]  
2-K
[10]  
Kang HW, 1998, IEEE T SIGNAL PROCES, V46, P2825, DOI 10.1109/78.720387