105 nm Gate length pMOSFETs with high-K and metal gate fabricated in a Si process line on 200 mm GeOI wafers

被引：22

作者：

Le Royer, C. ^{[1
]}

Clavelier, L. ^{[1
]}

Tabone, C. ^{[1
]}

Romanjek, K. ^{[1
]}

Deguet, C. ^{[1
]}

Sanchez, L. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Roure, M. -C. ^{[1
]}

Grampeix, H. ^{[1
]}

Soliveres, S. ^{[1
]}

Le Carval, G. ^{[1
]}

Truche, R. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Vinet, M. ^{[1
]}

Deleonibus, S. ^{[1
]}

机构：

[1] CEA, LETI Minatec, F-38054 Grenoble 9, France

来源：

SOLID-STATE ELECTRONICS | 2008年 / 52卷 / 09期

关键词：

germanium; germanium-on-insulator; GeOI; MOSFET; high-K;

D O I：

10.1016/j.sse.2008.04.019

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on the fabrication and electrical characterization of deep sub-micron (gate length down to 105 nm) GeOI pMOSFETs. The Ge layer obtained by hetero-epitaxy on Si wafers has been transferred using the Smart Cut (TM) process to fabricate 200 mm GeOI wafers with Ge thickness down to 60-80 nm. A full Si MOS compatible pMOSFET process was implemented with HfO2/TiN gate stack The electrical. characterization of the fabricated devices and the systematic analysis of the measured performances (I-ON, I-OFF, transconductance, low field mobility, S, DIBL) demonstrate the potential of pMOSFET oil GeOI for advanced technological nodes. The dependence of these parameters have been analyzed with respect to the gate length, showing very good transport properties (mu(h) similar to 250 cm(2)/V/s, I-ON = 436 mu A/mu m for L-C = 105 nm), and OFF Current densities comparable or better than those reported in the literature. (C) 2008 Elsevier Ltd. All rights reserved.

引用

页码：1285 / 1290

页数：6

共 19 条

[1]

[Anonymous], 2006, IEDM, DOI DOI 10.1109/IEDM.2006.346870

[2]

BAI WP, 2003, P 2003 S VLSI TECHN, P121

[3]

Chui CO, 2002, INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, P437, DOI 10.1109/IEDM.2002.1175872

[4]

CLAVELIER L, 2005, P SNW S, P18

[5]

DEGUET C, 2005, ELECTROCHEM SOC P, V153, P809

[6] Reduced pressure-chemical vapor deposition of intrinsic and doped Ge layers on Si(001) for microelectronics and optoelectronics purposes [J].

Hartmann, JM ;

Damlencourt, JF ;

Bogumilowicz, Y ;

Holliger, P ;

Rolland, G ;

Billon, T .

JOURNAL OF CRYSTAL GROWTH, 2005, 274 (1-2) :90-99

[7] Improved Ge surface passivation with ultrathin SiOx enabling high-mobility surface channel pMOSFETs featuring a HfSiO/WN gate stack [J].

Joshi, Sachin ;

Krug, Cristiano ;

Heh, Dawei ;

Na, Hoon Joo ;

Harris, Harlan R. ;

Oh, Jung Woo ;

Kirsch, Paul D. ;

Majhi, Prashant ;

Lee, Byoung Hun ;

Tseng, Hsing-Huang ;

Jammy, Raj ;

Lee, Jack C. ;

Banerjee, Sanjay K. .

IEEE ELECTRON DEVICE LETTERS, 2007, 28 (04) :308-311

[8] 0.12 μm P-MOSFETs with high-K and metal gate fabricated in a Si process line on 200mm GeOI wafers [J].

Le Royer, C. ;

Clavelier, L. ;

Tabone, C. ;

Deguet, C. ;

Sanchez, L. ;

Hartmann, J. -M. .

ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, :458-461

[9] Thin epitaxial Si films as a passivation method for Ge(100): Influence of deposition temperature on Ge surface segregation and the high-k/Ge interface quality [J].

Leys, F. E. ;

Bonzom, R. ;

Kaczer, B. ;

Janssens, T. ;

Vandervorst, W. ;

De Jaeger, B. ;

Van Steenbergen, J. ;

Martens, K. ;

Hellin, D. ;

Rip, J. ;

Dilliway, G. ;

Delabie, A. ;

Zimmerman, P. ;

Houssa, M. ;

Theuwis, A. ;

Loo, R. ;

Meuris, M. ;

Caymax, M. ;

Heyns, M. M. .

MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2006, 9 (4-5) :679-684

[10] Epitaxy solutions for Ge MOS technology [J].

Leys, FE ;

Bonzom, R ;

Loo, R ;

Richard, O ;

De Jaeger, B ;

Van Steenbergen, J ;

Dessein, K ;

Conard, T ;

Rip, J ;

Bender, H ;

Vandervorst, W ;

Meuris, M ;

Caymax, M .

THIN SOLID FILMS, 2006, 508 (1-2) :292-296

← 1 2 →