共 14 条
[5]
A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2006, 17 (01)
:211-221
[6]
Which model to use for cortical spiking neurons?
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2004, 15 (05)
:1063-1070
[8]
Mead C, 1989, ANALOG VLSI NEURAL S
[10]
A cortical sparse distributed coding model linking mini- and macrocolumn-scale functionality
[J].
FRONTIERS IN NEUROANATOMY,
2010, 4