Fast calculation using parallel processing and pipeline processing in power system analysis

被引:2
作者
Oda, Y [1 ]
Oyama, T [1 ]
机构
[1] YOKOHAMA NATL UNIV,YOKOHAMA,KANAGAWA 240,JAPAN
关键词
parallel processing; pipeline processing; BBDF matrix; transient stability analysis;
D O I
10.1002/eej.4391160508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an application of parallel processing and pipeline processing to power system analysis. The system matrix is transformed to a bordered block diagonal form (BBDF) matrix for effective utilization of the processors. After LU factorization, subnetworks organize sparse matrices and the boundary network organizes a full matrix. First, a parallel processing technique is used to calculate subnetworks. Then, as pipeline processing is applied, inverse matrix of the boundary network is multiplied. The proposed method is made operational on a parallel computing system including a pipeline processor. A consideration on the transient stability analysis using the proposed method also is presented at the end of this paper.
引用
收藏
页码:85 / 96
页数:12
相关论文
共 6 条
[1]  
KITAHARA, 1989, T IEE JPN B, V109, P205
[2]  
MORELATO, 1993, T IEE JAPAN B, V113, P1120
[3]  
OYAMA, 1992, T IEE JPN B, V112, P609
[4]   PARALLEL PROCESSING FOR POWER-SYSTEM ANALYSIS USING BAND MATRIX [J].
OYAMA, T ;
KITAHARA, T ;
SERIZAWA, Y .
IEEE TRANSACTIONS ON POWER SYSTEMS, 1990, 5 (03) :1010-1016
[5]  
SEKINE, 1984, THEORY POWER SYSTEM
[6]  
TAKAHASHI, 1977, POWER SYSTEM ENG