The Impact of High Dielectric Permittivity of 2-D Numerical Modeling Nanoscale SOI Double-Gate Mosfet Using Nextnano Simulator

被引:0
作者
Slimani, Samia [1 ]
Djellouli, Bouaza [1 ]
机构
[1] Univ Saida, Dept Elect, Fac Sci, LMMC, Saida, Algeria
来源
CENICS 2011: THE FOURTH INTERNATIONAL CONFERENCE ON ADVANCES IN CIRCUITS, ELECTRONICS AND MICRO-ELECTRONICS | 2011年
关键词
high-k; DG-MOSFET; quantum effects; nextnano3d; modeling;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Performance of high-k Double-Gate SOI MOSFETs is studied and compared to silicon dioxide based devices. This is achieved by computing variation of threshold voltage, swing subthreshold, leakage current and drain-induced barrier lowering (DIBL) with respect to different gate bias (VG) when gate length (LG) decreases. This comparison is pinpointed taking SiO2 and HfO2 as gate oxides. Furthermore, quantum effects on the performance of DG MOSFETs are discussed. It is observed that less EOT with high permittivity reduces the tunnel current and serves to maintain high drive current, when compared with device using SiO2 dielectric. Our results show that the characteristics of SOI Double Gate MOSFET with HfO2 are superior to that of a device with SiO2 dielectric
引用
收藏
页码:38 / 41
页数:4
相关论文
共 12 条
[1]  
birner S., 2007, IEEE T ELECT DEVICES, V54
[2]   Fringing fields in sub-0.1 μm fully depleted SOI MOSFETs:: optimization of the device architecture [J].
Ernst, T ;
Tinella, C ;
Raynaud, C ;
Cristoloveanu, S .
SOLID-STATE ELECTRONICS, 2002, 46 (03) :373-378
[3]  
FOSSUM JG, 2001, P DIG GOV MICR APPL, P322
[4]  
Hackenbuchner S., 2002, SELECTED TOPICS SEMI, V48
[5]   High performance double-gate device technology challenges and opportunities [J].
Ieong, M ;
Wong, HSP ;
Nowak, E ;
Kedzierski, J ;
Jones, EC .
PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, :492-495
[6]   ACCURATE AND SIMPLE ANALYTIC REPRESENTATION OF THE ELECTRON-GAS CORRELATION-ENERGY [J].
PERDEW, JP ;
WANG, Y .
PHYSICAL REVIEW B, 1992, 45 (23) :13244-13249
[7]   Simulation study of individual and combined sources of intrinsic parameter fluctuations in conventional nano-MOSFETs [J].
Roy, Gareth ;
Brown, Andrew R. ;
Adamu-Lema, Fikru ;
Roy, Scott ;
Asenov, Asen .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (12) :3063-3070
[8]  
SABATHIL M, 2002, J COMPUT ELECTRON, V1, P81
[9]  
SCHOLZE A, 2000, IEEE T ELECT DEVICES, V47
[10]  
*SEM IND ASS, 2006, ITRS ROADM