共 18 条
[1]
[Anonymous], P GLSVLSI
[2]
[Anonymous], P CODES ISSS
[3]
[Anonymous], T LEV MOD SYSTEMC
[4]
Bombieri N., 2006, P DATE, P1
[5]
Towards equivalence checking between TLM and RTL models
[J].
MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS,
2007,
:113-+
[6]
Chen M., 2012, System-Level Validation: High-Level Modeling and Directed Test Generation Techniques
[9]
Implementation of a transaction level assertion framework in SystemC
[J].
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3,
2007,
:894-899
[10]
Symbolic functional vector generation for VHDL specifications
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS,
1999,
:442-446