Effects of etching holes on complementary metal oxide semiconductor-microelectromechanical systems capacitive structure

被引:11
作者
Tu, Wei-Hsiang [1 ]
Chu, Wen-Chang [2 ]
Lee, Chih-Kung [1 ,2 ,3 ]
Chang, Pei-Zen [2 ]
Hu, Yuh-Chung [4 ]
机构
[1] Natl Taiwan Univ, Dept Engn Sci & Ocean Engn, Taipei 10764, Taiwan
[2] Natl Taiwan Univ, Inst Appl Mech, Taipei, Taiwan
[3] Inst Informat Ind, Taipei, Taiwan
[4] Natl Ilan Univ, Dept Mech & Electromech Engn, Ilan 26041, Taiwan
关键词
Actuator; sensor; autonomic structures;
D O I
10.1177/1045389X12449917
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Etching the large area of sacrificial layer under the microstructure to be released is a common method used in microelectromechanical systems technology. In order to completely release the microstructures, many etching holes are often required on the microstructure to enable the etchant to completely etch the sacrificial layer. However, the etching holes often alter the electromechanical properties of the micro devices, especially capacitive devices, because the fringe fields induced by the etching holes can significantly alter the electrical properties. This article is aimed at evaluating the fringe field capacitance caused by etching holes on microstructures. The authors aim to find a general capacitance compensation formula for the fringe capacitance of etching holes by the use of ANSYS simulation. According to the simulation results, the design of a capacitive structure with small etching holes is recommended to prevent an extreme capacitance decrease. In conclusion, this article provides a fringing field capacitance estimation method that shows the capacitance compensation tendency of the design of etching holes; this method is expected to be applicable to the design in capacitive devices of complementary metal oxide semiconductor-microelectromechanical systems technology.
引用
收藏
页码:310 / 317
页数:8
相关论文
共 10 条
[1]   ANALYTICAL IC METAL-LINE CAPACITANCE FORMULAS [J].
CHANG, WH .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1976, 24 (09) :608-611
[2]  
Chuang WC, 2011, 13 INT C MES VIC IT
[3]  
Elshurafa AM, 2007, 50 MIDW S CIRC SYST, P1173, DOI [10.1109/MWSCAS.2007.4488764, DOI 10.1109/MWSCAS.2007.4488764]
[4]   Effects of etching holes on capacitance and tuning range in MEMS parallel plate variable capacitors [J].
Elshurafa, Amro M. ;
El-Masry, Ezz I. .
6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, :221-+
[5]   Effect of etch holes on the capacitance and pull-in voltage in MEMS tunable capacitors [J].
Fang, Dong-Ming ;
Li, Xiu-Han ;
Yuan, Quan ;
Zhang, Hai-Xia .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2010, 97 (12) :1439-1448
[6]   Modeling the effect of etch holes on ferromagnetic MEMS [J].
Fang, XW ;
Myung, N ;
Nobe, K ;
Judy, JW .
IEEE TRANSACTIONS ON MAGNETICS, 2001, 37 (04) :2637-2639
[7]  
Rabinovich VL, 1997, TRANSDUCERS 97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, P1125, DOI 10.1109/SENSOR.1997.635400
[8]  
Rebeiz G. M., 2003, RF MEMS: Theory, Design, and Technology
[9]   SIMPLE FORMULAS FOR TWO-DIMENSIONAL AND 3-DIMENSIONAL CAPACITANCES [J].
SAKURAI, T ;
TAMARU, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (02) :183-185
[10]   VLSI CIRCUIT RECONSTRUCTION FROM MASK TOPOLOGY [J].
VANDERMEIJS, NP ;
FOKKEMA, JT .
INTEGRATION-THE VLSI JOURNAL, 1984, 2 (02) :85-119