共 6 条
[1]
A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders
[J].
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS,
2005,
:336-339
[4]
LENTMAIER M, 2001, PROBL PEREDACHI INF, V37, P15