Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design

被引:69
|
作者
Xu, Zheng [1 ]
Lu, Jian-Qiang [2 ]
机构
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] Rensselaer Polytech Inst, Dept Elect Comp & Syst Engn, Troy, NY 12180 USA
关键词
Coaxial; modeling; parasitics extraction; RLGC; through-silicon-via (TSV); 3-D integration;
D O I
10.1109/LED.2012.2207703
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Being one of the most attractive 3-D integration solutions, through-silicon-vias (TSVs) electrically connect multiple strata of integrated circuits and/or devices in a vertical fashion. This paper examines the electrical performance of coaxial TSV, which is a new configuration that offers better signal integrity than other TSV structures. Various processing materials and physical geometries are considered for coaxial TSV designs. The full-wave extraction and empirical calculations show good agreement in TSV passive elements (RLGC). Latency, power, and crosstalk are evaluated and compared between coaxial TSVs and common signal-ground (S-G) paired TSVs. Furthermore, a wideband SPICE model is established to well fit the coaxial TSV fullwave solution, facilitating 3-D system design and evaluation.
引用
收藏
页码:1441 / 1443
页数:3
相关论文
共 50 条
  • [1] Electrothermal Modeling of Coaxial Through Silicon Via (TSV) for Three-Dimensional ICs
    Zhao, Wen-sheng
    Wang, Xiao-peng
    Xu, Xiao-long
    Yin, Wen-yan
    2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM, 2010,
  • [2] Thermal management of coaxial through-silicon-via (C-TSV)-based three-dimensional integrated circuit (3D IC)
    Wang, Fengjuan
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2016, 13 (11):
  • [3] Through-silicon-via crosstalk model and optimization design for three-dimensional integrated circuits
    Qian Li-Bo
    Zhu Zhang-Ming
    Xia Yin-Shui
    Ding Rui-Xue
    Yang Yin-Tang
    CHINESE PHYSICS B, 2014, 23 (03)
  • [4] Through-silicon-via crosstalk model and optimization design for three-dimensional integrated circuits
    钱利波
    朱樟明
    夏银水
    丁瑞雪
    杨银堂
    ChinesePhysicsB, 2014, 23 (03) : 595 - 600
  • [5] Effect of silicon anisotropy on interfacial fracture for three dimensional through-silicon-via (TSV) under thermal loading
    Dai, Yanwei
    Zhang, Min
    Qin, Fei
    Chen, Pei
    An, Tong
    ENGINEERING FRACTURE MECHANICS, 2019, 209 : 274 - 300
  • [6] Through-silicon-via insertion for performance optimization in three-dimensional integrated circuits
    Qian, Libo
    Zhu, Zhangming
    Yang, Yintang
    MICROELECTRONICS JOURNAL, 2012, 43 (02) : 128 - 133
  • [7] Electromigration induced stress in Through-Silicon-Via (TSV)
    Su, Fei
    Lu, Zixing
    Liu, Ping
    Li, Weijia
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 896 - 902
  • [8] A novel guard method of through-silicon-via (TSV)
    Wang, Fengjuan
    Huang, Jia
    Yu, Ningmei
    IEICE ELECTRONICS EXPRESS, 2018, 15 (11):
  • [9] Thermal expansion behavior of through-silicon-via structures in three-dimensional microelectronic packaging
    Cheng, E. J.
    Shen, Y. -L.
    MICROELECTRONICS RELIABILITY, 2012, 52 (03) : 534 - 540
  • [10] Integrated Passive Device for TSV(Through-Silicon-Via) Interposer
    Kim, Gu-Sung
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 506 - 507