共 12 条
[1]
Acharyya Amit, HARDWARE EFFICIENT F
[2]
Bingham E, 2000, Int J Neural Syst, V10, P1, DOI 10.1142/S0129065700000028
[3]
Du Hongtao, 2007, IEEE T IND ELECT, V54
[4]
Hyvarinen, 1999, IEEE T NEURAL NETWOR, V10
[6]
Li Xia, 2010, IMPROVED SHUFFLED FR
[8]
Paulo Alan, FPGA HARDWARE DESIGN
[9]
Implementation of pipelined FastICA on FPGA for real-time blind source separation
[J].
IEEE TRANSACTIONS ON NEURAL NETWORKS,
2008, 19 (06)
:958-970