Through-Silicon Via Technology for Three-Dimensional Integrated Circuit Manufacturing

被引：0

作者：

Civale, Yann ^{[1
]}

Redolfi, Augusto ^{[1
]}

Jaenen, Patrick ^{[1
]}

Kostermans, Maarten ^{[1
]}

Van Besien, Els ^{[1
]}

Mertens, Sofie ^{[1
]}

Witters, Thomas ^{[1
]}

Jourdan, Nicolas ^{[1
]}

Armini, Silvia ^{[1
]}

El-Mekki, Zaid ^{[1
]}

Vandersmissen, Kevin ^{[1
]}

Philipsen, Harold ^{[1
]}

Verdonck, Patrick ^{[1
]}

Heylen, Nancy ^{[1
]}

Nolmans, Philip ^{[1
]}

Li, Yunlong ^{[1
]}

Croes, Kristof ^{[1
]}

Beyer, Gerald ^{[1
]}

Swinnen, Bart ^{[1
]}

Beyne, Eric ^{[1
]}

机构：

[1] IMEC, B-3001 Louvain, Belgium

来源：

2012 35TH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM (IEMT) | 2012年

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

Higher performance, higher operation speed and volume shrinkage require high 3D TSV interconnect densities. This work focuses on a via-middle 3D process flow, which implies processing of the 3D-TSV after the front-end-of-line (FEOL) and before the back-end-of-line (BEOL) interconnect process. A description of the imec 300 mm TSV platform is given, and challenges towards a reliable process integration of high density high aspect-ratio 3D interconnections are also discussed in details.

引用

页数：5

共 50 条

[21] Three-Dimensional Simulation for the Reliability and Electrical Performance of Through-Silicon Vias
Filipovic, L.
Rudolf, F.
Baer, E.
Evanschitzky, P.
Lorenz, J.
Roger, F.
Singulani, A.
Minixhofer, R.
Selberherr, S.
2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 341 - 344
[22] Compact Modelling of Through-Silicon Vias (TSVs) in Three-Dimensional (3-D) Integrated Circuits
Weerasekera, Roshan
Grange, Matt
Pamunuwa, Dinesh
Tenhunen, Hannu
Zheng, Li-Rong
2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 322 - +
[23] Closed-form impedance model for annular through-silicon via pairs in three-dimensional integration
Chen, Aobo
Liang, Feng
Wang, Gaofeng
Wang, Bing-Zhong
IET MICROWAVES ANTENNAS & PROPAGATION, 2015, 9 (08) : 808 - 813
[24] Three-dimensional ZnO nanostructure photodetector prepared with through silicon via technology
Chen, Yi-Hao
Chang, Shoou-Jinn
Hsueh, Ting-Jen
OPTICS LETTERS, 2015, 40 (12) : 2878 - 2881
[25] Study on copper protrusion of through-silicon via in a 3-D integrated circuit
Song, Ming
Wei, Zhiquan
Wang, Bingying
Chen, Liu
Chen, Li
Szpunar, Jerzy A.
MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2019, 755 : 66 - 74
[26] Manufacturing integration considerations of through-silicon via etching
Lassig, Steve
SOLID STATE TECHNOLOGY, 2007, 50 (12) : 48 - +
[27] Characterization of a Three-Dimensional SOI Integrated-Circuit Technology
Chen, C. K.
Checka, N.
Tyrrell, B. M.
Chen, C. L.
Wyatt, P. W.
Yost, D. R. W.
Knecht, J. M.
Kedzierski, J. T.
Keast, C. L.
2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 109 - 110
[28] Electrical modeling of carbon nanotube-based shielded through-silicon vias for three-dimensional integrated circuits
Hu, Qing-Hao
Zhao, Wen-Sheng
Fu, Kai
Wang, Da-Wei
Wang, Gaofeng
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2021, 34 (03)
[29] Plasticity mechanism for copper extrusion in through-silicon vias for three-dimensional interconnects
Jiang, Tengfei
Wu, Chenglin
Spinella, Laura
Im, Jay
Tamura, Nobumichi
Kunz, Martin
Son, Ho-Young
Kim, Byoung Gyu
Huang, Rui
Ho, Paul S.
APPLIED PHYSICS LETTERS, 2013, 103 (21)
[30] Scaling Three-Dimensional SOI Integrated-Circuit Technology
Chen, C. K.
Warner, K.
Yost, D. R. W.
Knecht, J. M.
Suntharalingam, V.
Chen, C. L.
Burns, J. A.
Keast, C. L.
2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 75 - 76

← 1 2 3 4 5 →