Detouring: Translating Software to Circumvent Hard Faults in Simple Cores

被引:30
作者
Meixner, Albert [1 ]
Sorin, Daniel J. [2 ]
机构
[1] Duke Univ, Dept Comp Sci, Durham, NC 27706 USA
[2] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27706 USA
来源
2008 IEEE INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS & NETWORKS WITH FTCS & DCC | 2008年
基金
美国国家航空航天局; 美国国家科学基金会;
关键词
D O I
10.1109/DSN.2008.4630073
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
CMOS technology trends are leading to an increasing incidence of hard (permanent) faults in processors. These faults may be introduced at fabrication or occur in the field. Whereas high-performance processor cores have enough redundancy to tolerate many of these faults, the simple, low-power cores that are attractive for multicore chips do not. We propose Detouring, a software-based scheme for tolerating hard faults in simple cores. The key idea is to automatically modify software such that its functionality is unchanged but it does not use any of the faulty hardware. Our initial implementation of Detouring tolerates hard faults in several hardware components, including the instruction cache, registers, functional units, and the operand bypass network. Detouring has no hardware cost and no performance overhead for fault-free cores.
引用
收藏
页码:80 / +
页数:2
相关论文
共 23 条
  • [1] ADVE V, 2003, P 36 ANN IEEE ACM IN
  • [2] [Anonymous], P INT S COD GEN OPT
  • [3] [Anonymous], 2001, OPENRISC 1200 IP COR
  • [4] Bower FA, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P51
  • [5] BOWER FA, 2005, P 38 ANN INT S MICR
  • [6] An api for runtime code patching
    Buck, B
    Hollingsworth, JK
    [J]. INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2000, 14 (04) : 317 - 329
  • [7] *CISC SYST, 2006, CISC CARR ROUT SYST
  • [8] Colwell RP., 2006, PENTIUM CHRONICLES P
  • [9] Software-based online detection of hardware defects: Mechanisms, architectural support, and evaluation
    Constantinides, Kypros
    Mutlu, Onur
    Austin, Todd
    Bertacco, Valeria
    [J]. MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 97 - +
  • [10] Synergistic processing in Cell's multicore architecture
    Gschwind, M
    Hofstee, HP
    Flachs, B
    Watanabe, Y
    Yamazaki, T
    [J]. IEEE MICRO, 2006, 26 (02) : 10 - 24