共 46 条
- [41] The Design and Implementation of a Heterogeneous Multi-core Security Chip architecture Based on Shared Memory System MECHANICAL COMPONENTS AND CONTROL ENGINEERING III, 2014, 668-669 : 1314 - 1318
- [43] Modeling and Evaluating Non-shared Memory CELL/BE Type Multi-core Architectures for Local Image and Video Processing JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 62 (03): : 301 - 318
- [44] Modeling and Evaluating Non-shared Memory CELL/BE Type Multi-core Architectures for Local Image and Video Processing Journal of Signal Processing Systems, 2011, 62 : 301 - 318
- [45] A Control Scheme for Eliminating Garbage Collection during High-speed Analysis of Big-graph Data Stored in NAND Flash Memory 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2557 - 2560