Design of Fast and Efficient Energy-Aware Gradient-Based Scheduling Algorithms for Heterogeneous Embedded Multiprocessor Systems

被引:37
作者
Goh, Lee Kee [1 ]
Veeravalli, Bharadwaj [2 ]
Viswanathan, Sivakumar [1 ]
机构
[1] Inst Infocomm Res, Commun Syst Dept, Singapore 138632, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, CNDS, Singapore 117576, Singapore
关键词
Energy-aware scheduling; power management; dynamic voltage scaling; energy minimization; heterogeneous multiprocessor scheduling; embedded systems;
D O I
10.1109/TPDS.2008.55
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
In this paper, we present two heuristic energy-aware scheduling algorithms - 1) Energy Gradient-based Multiprocessor Scheduling (EGMS) algorithm and 2) Energy Gradient-based Multiprocessor Scheduling with Intratask Voltage scaling (EGMSIV) algorithm - for scheduling task precedence graphs in an embedded multiprocessor system having processing elements with dynamic voltage scaling capabilities. Unlike most energy-aware scheduling algorithms that consider task ordering and voltage scaling separately from task mapping, our algorithms consider them in an integrated way. EGMS uses the concept of energy gradient to select tasks to be mapped onto new processors and voltage levels. EGMSIV extends EGMS by introducing intratask voltage scaling using a Linear Programming (LP) formulation to further reduce the energy consumption. Through rigorous simulations, we compare the performance of our proposed algorithms with a few approaches presented in the literature. The results demonstrate that our algorithms are capable of obtaining energy-efficient schedules using less optimization time. On the average, our algorithms produce schedules which consume 10 percent less energy with more than 47 percent reduction in optimization time when compared to a few approaches presented in the literature. In particular, our algorithms perform better in generating energy-efficient schedules for larger task graphs. Our results show a reduction of up to 57 percent in energy consumption for larger task graphs compared to other approaches.
引用
收藏
页码:1 / 12
页数:12
相关论文
共 23 条
[1]  
Ali S., 2000, Proceedings 9th Heterogeneous Computing Workshop (HCW 2000) (Cat. No.PR00556), P185, DOI 10.1109/HCW.2000.843743
[2]   Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems [J].
Andrei, A ;
Schmitz, M ;
Eles, P ;
Peng, Z ;
Al-Hashimi, BM .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01) :28-38
[3]  
AYDIN H, 2003, P 17 INT PAR DISTR P
[4]   Hybrid global/local search strategies for dynamic voltage scaling in embedded multiprocessors [J].
Bambha, HK ;
Bhattacharyya, SS ;
Teich, J ;
Zitzler, E .
PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2001, :243-248
[5]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[6]  
Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
[7]  
Garey M. R., 1979, COMPUTERS INTRACTABI
[8]  
GOH LK, 2007, P 14 IEEE INT C HIGH, P331
[9]   Fast and efficient voltage scheduling by evolutionary slack distribution [J].
Gorji-Ara, B ;
Chou, P ;
Bagherzadeh, N ;
Reshadi, M ;
Jensen, D .
ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, :659-662
[10]   An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes [J].
Gorjiara, B ;
Bagherzadeh, N ;
Chou, P .
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, :381-386