A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 μm CMOS

被引：101
|
作者：
Cao, Zhiheng [1 ]
Yan, Shouli [2 ]
Li, Yunchu [3 ]
机构：
[1] Qualcomm, San Diego, CA 92121 USA
[2] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA
[3] Analog Devices Inc, Wilmington, MA 01887 USA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2009年 / 44卷 / 03期
关键词：
Analog-to-digital conversion; CMOS analog integrated circuits; low-power electronics; switched-capacitor circuits;
D O I：
10.1109/JSSC.2008.2012329
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 1.25 GS/s 6b ADC is implemented in a 0.13 mu m digital CMOS process by time-interleaving two SAR ADCs with 2.5 GHz internal clock frequency that converts 6 bits in 3 cycles. 5.5b ENOB at 1.25 GS/s and 5.8b ENOB at I GS/s are achieved without any off-line calibration, error correction or post processing. The entire ADC consumes 32 mW at 1.25 GS/s including T/H and reference buffers, and occupies 0.09 mm(2).
引用
收藏
页码：862 / 873
页数：12
相关论文
共 50 条
  • [41] A 6-b 1-GS/s 30-mW ADC in 90-nm CMOS Technology
    Lien, Yuan-Ching
    Lee, Jri
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 45 - 48
  • [42] A 21mW 8b 125MS/s ADC occupying 0.09mm2 in 0.13μm CMOS
    Mulder, J
    Ward, CM
    Lin, CH
    Kruse, D
    Westra, JR
    Lugthart, ML
    Arslan, E
    van de Plassche, RJ
    Bult, K
    van der Goes, FML
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 260 - 261
  • [43] A 0.92mW 10-bit 50-MS/s SAR ADC in 0.13μm CMOS Process
    Liu, Chun-Cheng
    Chang, Soon-Jyh
    Huang, Guan-Ying
    Lin, Yin-Zu
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 236 - 237
  • [44] A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS
    Fang, Jie
    Thirunakkarasu, Shankar
    Yu, Xuefeng
    Silva-Rivas, Fabian
    Zhang, Chaoming
    Singor, Frank
    Abraham, Jacob
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (07) : 1673 - 1683
  • [45] An 11.1 mW 42 MS/s 10 b ADC With Two-Step Settling in 0.18 μm CMOS
    Peach, Charles T.
    Moon, Un-Ku
    Allstot, David J.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (02) : 391 - 400
  • [46] A 400-MS/s 10-b 8 interleaved SAR ADC in 0.13 um CMOS
    Zhu, Xiaoge
    Zhou, Lei
    Wu, Danyu
    Wu, Jin
    Liu, Xinyu
    IEICE ELECTRONICS EXPRESS, 2017, 14 (05):
  • [47] A 10.3GS/s 6b Flash ADC for 10G Ethernet Applications
    Verma, Shwetabh
    Kasapi, Athos
    Lee, Li-min
    Liu, Dean
    Loizos, Dimitri
    Paik, Song-Hee
    Varzaghani, Aida
    Zogopoulos, Sotirios
    Sidiropoulos, Stefanos
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 462 - U662
  • [48] A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS
    Kull, Lukas
    Toifl, Thomas
    Schmatz, Martin
    Francese, Pier Andrea
    Menolfi, Christian
    Braendli, Matthias
    Kossel, Marcel
    Morf, Thomas
    Andersen, Toke Meyer
    Leblebici, Yusuf
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) : 3049 - 3058
  • [49] A 6b 1.6GS/s ADC with Redundant Cycle 1-Tap Embedded DFE in 90nm CMOS
    Tabasy, E. Zhian
    Shafik, A.
    Huang, S.
    Yang, N.
    Hoyos, S.
    Palermo, S.
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [50] A 65mW 1.2Gsamples/s 6-bit flash ADC in 0.13μm CMOS
    Wang, Ke
    Skafidas, Efstratios
    Evans, Rob
    WSEAS Transactions on Circuits and Systems, 2006, 5 (09): : 1409 - 1415
12345