Improved Switching Speed of a CMOS Inverter Using Work-Function Modulation Engineering

被引:29
作者
Jena, Biswajit [1 ]
Dash, Sidhartha [1 ]
Mishra, Guru Prasad [1 ]
机构
[1] Siksha O Anusandhan Univ, Inst Tech Educ & Res, Dept Elect & Commun Engn, Bhubaneswar 751030, Odisha, India
关键词
Circuit delay; CMOS; high-speed switching; short-channel effect (SCE); work-function modulation; CIRCUIT PERFORMANCE; GATE MOSFET; DEVICE; NM;
D O I
10.1109/TED.2018.2827083
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a detailed numerical analysis of work-function modulated cylindrical gate metaloxide-semiconductor field-effect transistor (MOSFET)based CMOS inverter. Introduction of work-function modulation in the control gate of dual-material cylindrical gate MOSFET exhibits significant reduction in short-channel effects (SCEs) and threshold voltage. The analytic potential-based model of this device is developed by considering 2-D Poisson's equation in the cylindrical coordinate system. Development of the numerical model is based on certain boundary conditions to study the electrostatic behavior effectively. The results thus obtained from the analytical model are in good agreement with the model developed in the TCAD simulator. Improved drain current, reduced threshold voltage, immunity against SCEs, lower circuit delay, and high-speed switching have made this device a leader in CMOS logic family.
引用
收藏
页码:2422 / 2429
页数:8
相关论文
共 30 条
[1]  
[Anonymous], 2014, Sentaurus Device User Guide
[2]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[3]  
Bangsaruntip S, 2009, INT EL DEVICES MEET, P272
[4]   Modeling of surrounding gate MOSFETs with bulk trap states [J].
Cho, Hyun-Jin ;
Plummer, James D. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (01) :166-169
[5]   Multi-gate SOI MOSFETs [J].
Colinge, J. P. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2071-2076
[6]   Multiple-gate SOI MOSFETs [J].
Colinge, JP .
SOLID-STATE ELECTRONICS, 2004, 48 (06) :897-905
[7]   Work Function Engineering With Linearly Graded Binary Metal Alloy Gate Electrode for Short-Channel SOI MOSFET [J].
Deb, Sanjoy ;
Singh, N. Basanta ;
Islam, Nurul ;
Sarkar, Subir Kumar .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (03) :472-478
[8]   Suppression of corner effects in triple-gate MOSFETs [J].
Fossum, JG ;
Yang, JW ;
Trivedi, VP .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (12) :745-747
[9]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[10]   Effect of underlap length variation on DC/RF performance of dual material cylindrical MOS [J].
Jena, B. ;
Dash, S. ;
Mishra, G. P. .
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (02)