Design of latch-based C-element

被引：2
|
作者：
Murphy, J. P. [1 ]
机构：
[1] Queens Univ Belfast, ECIT, Belfast BT3 9DT, Antrim, North Ireland
来源：
ELECTRONICS LETTERS | 2012年 / 48卷 / 19期
基金：
英国工程与自然科学研究理事会;
关键词：
IMPLEMENTATION;
D O I：
10.1049/el.2012.2431
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The C-element logic gate is a key component for constructing asynchronous control in silicon integrated circuits. The purpose of this reported work is to introduce a new speed-independent C-element design, which is synthesised by the asynchronous PETRIFY design tool to ensure it is composed of sequential digital latches rather than complex gates. The benefits are that it guarantees correct speed-independent operation, together with easy integration in modern design flows and processes. It is compared to an equivalent speed-independent complex gate C-element design generated by PETRIFY in a 130 nm semiconductor process.
引用
收藏
页码：1190 / U37
页数：2
相关论文
共 50 条
  • [1] Resonant-clock latch-based design
    Sathe, Visvesh S.
    Kao, Jerry C.
    Papaefthymiou, Marios C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (04) : 864 - 873
  • [2] A NOVEL SEU-TOLERANT MRAM LATCH CIRCUIT BASED ON C-ELEMENT
    Zhang, Deming
    Kang, Wang
    Cheng, Yuanqing
    Wang, Geifei
    Ravelosona, Dafine
    Zhang, Youguang
    Klein, Jacques-Olivier
    Zhao, Weisheng
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [3] Construction of latch design with complete double node upset tolerant capability using C-element
    Yamamoto, Yuta
    Namba, Kazuteru
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [4] A Double Node Upset tolerant SR latch using C-element
    Takahashi, Shogo
    Namba, Kazuteru
    2022 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN, IEEE ICCE-TW 2022, 2022, : 101 - 102
  • [5] Fault-avoidance C-element based low overhead and TNU-resilient latch
    Huang, Zhengfeng
    Gong, Zhouyu
    Ma, Dongxing
    Wang, Xiaolei
    Lu, Yingchun
    Zhan, Wenfa
    Liang, Huaguo
    Ni, Tianming
    MICROELECTRONICS JOURNAL, 2023, 131
  • [6] Complete Double Node Upset Tolerant Latch Using C-Element
    Yamamoto, Yuta
    Namba, Kazuteru
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, E103D (10): : 2125 - 2132
  • [7] A Low Power Soft Error Hardened Latch with Schmitt-Trigger-Based C-Element
    Tajima, Saki
    Togawa, Nozomu
    Yanagisawa, Masao
    Shi, Youhua
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (07): : 1025 - 1034
  • [8] The design of a genetic muller C-element
    Nguyen, Nam-Phuong D.
    Kuwahara, Hiroyuki
    Myers, Chris J.
    Keener, James P.
    ASYNC 2007: 13TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, 2007, : 95 - +
  • [9] Latch-Based Logic Locking
    Sweeney, Joseph
    Zackriya, Mohammed, V
    Pagliarini, Samuel
    Pileggi, Lawrence
    PROCEEDINGS OF THE 2020 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2020, : 132 - 141
  • [10] Design of a C-Element Based Clock Domain Crossing Interface
    Al-Bayati, Zaid
    Mohamed, O. Ait
    Hasan, S. Rafay
    Savaria, Y.
    2012 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2012,
12345