Optimization of the thermal reliability of a four-tier die-stacked SiP structure using finite element analysis and the Taguchi method

被引:12
作者
Tang, Y. [1 ]
Luo, S. M. [1 ]
Li, G. Y. [2 ]
Yang, Z. [3 ]
Chen, R. [2 ]
Han, Y. [3 ]
Hou, C. J. [1 ]
机构
[1] Zhongkai Univ Agr & Engn, Coll Automat, Guangzhou 510225, Guangdong, Peoples R China
[2] South China Univ Technol, Sch Elect & Informat Engn, Guangzhou 510641, Guangdong, Peoples R China
[3] South China Univ Technol, Coll Engn, Guangzhou 510642, Guangdong, Peoples R China
来源
MICROELECTRONICS JOURNAL | 2018年 / 73卷
关键词
System in package; Taguchi method; Finite element analysis; Optimization; Reliability; FLIP-CHIP; DESIGN;
D O I
10.1016/j.mejo.2018.01.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We used finite element analysis (FEA) and the Taguchi method to investigate the reliability of a four-tier die-stacked system-in-package (SiP) structure and to achieve the optimal design of the SiP structure under thermal cycling. A finite element model of a four-tier die-stacked SiP structure was developed to simulate the thermal stress distribution in the stacked die during the thermal cycling test. Scanning electron microscopy (SEM) was used to observe the failure sites of the SiP structure. The results show that the thermal stress is concentrated in the top die and that the maximum thermal stress occurs at the outmost four corners of the bottom of the top die. A micro-crack appears in the top die, and the crack starts from the bottom of the die close to the corner of die 4. Nine geometric parameters of the SiP structure were chosen as the variable factors, and the volume-averaged maximum thermal stress Delta sigma(max) was chosen as the quality factor. An L-12(2(9)) orthogonal array was applied in a Taguchi experiment to estimate the effects of the nine factors and to reveal the optimal design of a four-tier die-stacked SiP structure based on the results of the thermal cycling test. The thickness of the top die has an important effect on the reliability; more than 21.2% of the volume-averaged maximum thermal stress is reduced using the optimal design.
引用
收藏
页码:18 / 23
页数:6
相关论文
共 27 条
[1]   Design optimization of cutting parameters when turning hardened AISI 4140 steel (63 HRC) with Al2O3+TiCN mixed ceramic tool [J].
Aslan, Ersan ;
Camuscu, Necip ;
Birgoren, Burak .
MATERIALS & DESIGN, 2007, 28 (05) :1618-1622
[2]   Impact of packaging materials on reliability test for low-K wire bond-stacked flip chip CSP [J].
Chen, K. M. .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2009, 20 (05) :484-489
[3]   Interval optimal design of 3-D TSV stacked chips package reliability by using the genetic algorithm method [J].
Cheng, Hsin-En ;
Chen, Rong-Sheng .
MICROELECTRONICS RELIABILITY, 2014, 54 (12) :2881-2897
[4]   Multi-physics modeling in virtual prototyping of electronic packages - combined thermal, thermo-mechanical and vapor pressure modeling [J].
Fan, XJ ;
Zhou, J ;
Zhang, GQ .
MICROELECTRONICS RELIABILITY, 2004, 44 (12) :1967-1976
[5]   Multi-response optimization in friction properties of PBT composites using Taguchi method and principle component analysis [J].
Fung, CP ;
Kang, PC .
JOURNAL OF MATERIALS PROCESSING TECHNOLOGY, 2005, 170 (03) :602-610
[6]  
Harper C.A., 1970, HDB MAT PROCESSES EL
[7]   Dielectric Characterization of Ultra-Thin Low-Loss Build-Up Substrate for System-in-Package (SiP) Modules [J].
Ho, Cheng-Yu ;
Cheng, Hung-Hsiang ;
Pan, Po-Chih ;
Wang, Chen-Chao ;
Hung, Chih-Pin .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2015, 63 (09) :2923-2930
[8]  
Jiang Z.Z., 2007, J HARBIN U SCI TECHN, V12, P156
[9]   Thermal Stresses of Through Silicon Vias and Si Chips in Three Dimensional System in Package [J].
Kinoshita, Takahiro ;
Kawakami, Takashi ;
Hori, Tatsuhiro ;
Matsumoto, Keiji ;
Kohara, Sayuri ;
Orii, Yasumitsu ;
Yamada, Fumiaki ;
Kada, Morihiro .
JOURNAL OF ELECTRONIC PACKAGING, 2012, 134 (02)
[10]   Optimization of thermomechanical reliability of board-level package-on-package stacking assembly [J].
Lai, Yi-Shao ;
Wang, Tong Hong ;
Wang, Ching-Chun .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2006, 29 (04) :864-868