Investigation on current density limits in power printed circuit boards

被引:13
作者
Coppola, Luisa [1 ]
Cottet, Didier [1 ]
Wildner, Franz [1 ]
机构
[1] ABB Switzerland Ltd, Corp Res, CH-5405 Baden Daettwil, Switzerland
来源
APEC 2008: TWENTY-THIRD ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-4 | 2008年
关键词
D O I
10.1109/APEC.2008.4522723
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Joule heating of copper traces is known as one major failure cause in high current printed circuit boards. The paper summarizes tests that were performed to investigate the actual failure mechanisms related to high current densities. The current values at which the boards failed show how conservative the present design rules for traces and via holes are. An electro-thermal modeling method for printed circuit board is proposed for further analysis of current and temperature distributions in different layout configurations and under different load conditions.
引用
收藏
页码:205 / 210
页数:6
相关论文
共 16 条
[11]  
SHABANY Y, 2002, ITHERM 2002 8 INT C
[12]  
TU KN, 2003, J APPL PHYS, V94
[13]  
Ulrich R.K., 2006, ADV ELECT PACKAGING, V2nd
[14]   Reduction in conducted EMI noises of a switching power supply after thermal management design [J].
Wang, JB .
IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2003, 150 (03) :301-310
[15]  
YUN L, 2002, EL COMP TECHN C 2002, P1683
[16]  
Zhang W, 2000, IEEE POWER ELECTRON, P47, DOI 10.1109/PESC.2000.878799