ULSI technologies for system-on-a-chip (SoC) for the next 10 years

被引：0

作者：

Kawamura, S ^{[1
]}

机构：

[1] Adv Semicond Res Ctr, Tsukuba, Ibaraki 3058562, Japan

来源：

SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

There are a lot of crises which we will be facing in the next 10 years in developing a state-of-the-art ULSI technology for SoC(System-on-a-Chip). Among them, design crisis, power crisis and technology crisis are three major ones. In this paper, these major crises are described and some potential solutions are discussed to overcome these challenges.

引用

页码：29 / 33

页数：5

共 50 条

[41] Building a custom system-on-a-chip
Hwang, E
ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 176 - 182
[42] System-on-a-chip cosimulation and compilation
Liem, C
Nacabal, F
Valderrama, C
Paulin, P
Jerraya, A
IEEE DESIGN & TEST OF COMPUTERS, 1997, 14 (02): : 16 - 25
[43] System-on-a-chip changes everything
Haavind, R
SOLID STATE TECHNOLOGY, 1998, 41 (06) : 14 - 14
[44] A system-on-a-chip for audio encoding
Bower, J
2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2004, : 149 - 155
[45] An Innovative Power-Gating Technique for Leakage and Ground Bounce Control in System-on-a-Chip (SOC)
Chowdhury, Masud H.
Khaled, Pervez
Gjanci, Juliana
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2011, 30 (01) : 89 - 105
[46] RETRACTED: A pipelined multiprocessor system-on-a-chip (SoC) design methodology for streaming signal processing (Retracted Article)
Chen, Ching-Han
Yao, Tun-Kai
Dai, Jia-Hong
Chen, Chen-Yuan
JOURNAL OF VIBRATION AND CONTROL, 2014, 20 (02) : 163 - 178
[47] Special issue on system-on-a-chip - Preface
Hijiya, S
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 169 - 170
[48] Test bus sizing for system-on-a-chip
Iyengar, V
Chakrabarty, K
IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 449 - 459
[49] A platform for system-on-a-chip design prototyping
Yang, X
Zhu, M
Xue, HX
Bian, JN
Hong, XL
2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
[50] A design strategy for system-on-a-chip testing
Bennetts, B
ELECTRONIC PRODUCTS MAGAZINE, 1997, 40 (01): : 57 - 59

← 1 2 3 4 5 →