Test Strategies for Reliable Runtime Reconfigurable Architectures

被引：16

作者：

Bauer, Lars ^{[1
]}

Braun, Claus ^{[2
]}

Imhof, Michael E. ^{[2
]}

Kochte, Michael A. ^{[2
]}

Schneider, Eric ^{[2
]}

Zhang, Hongyan ^{[1
]}

Henkel, Joerg ^{[1
]}

Wunderlich, Hans-Joachim ^{[2
]}

机构：

[1] Karlsruhe Inst Technol, Dept Comp Sci, Chair Embedded Syst, D-76131 Karlsruhe, Germany

[2] Univ Stuttgart, Inst Comp Architecture & Comp Engn, D-70569 Stuttgart, Germany

来源：

IEEE TRANSACTIONS ON COMPUTERS | 2013年 / 62卷 / 08期

关键词：

FPGA; reconfigurable architectures; online test; IN SELF-TEST; FAULT-TOLERANCE; INTERCONNECT; FPGAS;

D O I：

10.1109/TC.2013.53

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Field-programmable gate array (FPGA)-based reconfigurable systems allow the online adaptation to dynamically changing runtime requirements. The reliability of FPGAs, being manufactured in latest technologies, is threatened by soft errors, as well as aging effects and latent defects. To ensure reliable reconfiguration, it is mandatory to guarantee the correct operation of the reconfigurable fabric. This can be achieved by periodic or on-demand online testing. This paper presents a reliable system architecture for runtime-reconfigurable systems, which integrates two nonconcurrent online test strategies: preconfiguration online tests (PRET) and postconfiguration online tests (PORT). The PRET checks that the reconfigurable hardware is free of faults by periodic or on-demand tests. The PORT has two objectives: It tests reconfigured hardware units after reconfiguration to check that the configuration process completed correctly and it validates the expected functionality. During operation, PORT is used to periodically check the reconfigured hardware units for malfunctions in the programmable logic. Altogether, this paper presents PRET, PORT, and the system integration of such test schemes into a runtime-reconfigurable system, including the resource management and test scheduling. Experimental results show that the integration of online testing in reconfigurable systems incurs only minimum impact on performance while delivering high fault coverage and low test latency.

引用

页码：1494 / 1507

页数：14

共 63 条

[1]

Abdelfattah MS, 2012, IEEE INT ON LINE, P37, DOI 10.1109/IOLTS.2012.6313838

[2] Online BIST and BIST-based diagnosis of FPGA logic blocks [J].

Abramovici, M ;

Stroud, CE ;

Emmert, JM .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) :1284-1294

[3]

Abramovici M., 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034), P973, DOI 10.1109/TEST.1999.805830

[4] Circuit failure prediction and its application to transistor aging [J].

Agarwal, Mridul ;

Paul, Bipul C. ;

Zhang, Ming ;

Mitra, Subhasish .

25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, :277-+

[5] A Single-Configuration Method for Application-Dependent Testing of SRAM-based FPGA Interconnects [J].

Almurib, Haider A. F. ;

Kumar, T. Nandha ;

Lombardi, Fabrizio .

2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, :444-450

[6]

[Anonymous], 2012, HOM CONV COMP

[7]

[Anonymous], 2008, PROC INT TEST C

[8] Basic concepts and taxonomy of dependable and secure computing [J].

Avizienis, A ;

Laprie, JC ;

Randell, B ;

Landwehr, C .

IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2004, 1 (01) :11-33

[9]

Bauer Lars, 2011, Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS), P80, DOI 10.1109/AHS.2011.5963920

[10]

Bauer L., 2012, AHS, P38

← 1 2 3 4 5 6 7 →