Design of a 4th-order Multi-stage Feedforward Operational Amplifier for Continuous-time Bandpass Delta Sigma Modulators

被引：0

作者：

Yang, Xi ^{[1
]}

Lee, Hae-Seung ^{[1
]}

机构：

[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA

来源：

2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2016年

关键词：

Multi-stage feedforward amplifiers; operational amplifiers; continuous-time bandpass delta-sigma modulators; 200 MHZ IF; DB SNDR; BANDWIDTH; ADC; BW; MW;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of a 4th-order mult-istage feedforward operational amplifier (op amp) for applications in continuous-time bandpass delta-sigma modulators. On the system-level, a design procedure is proposed to determine the transconductance of each stage. On the transistor-level, curren-treusing is emphasized to achieve power efficiency. Simulated in a 65 nm CMOS process, the op amp achieves over 40 dB gain up to 500 MHz and over 10 dB gain up to 2 GHz with 10 mW power consumption.

引用

页码：1058 / 1061

页数：4

共 9 条

[1] A 12 mW Low Power Continuous-Time Bandpass ΔΣ Modulator With 58 dB SNDR and 24 MHz Bandwidth at 200 MHz IF [J].

Chae, Hyungil ;

Jeong, Jaehun ;

Manganaro, Gabriele ;

Flynn, Michael P. .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (02) :405-415

[2] A Continuous-Time 0-3 MASH ADC Achieving 88 dB DR With 53 MHz BW in 28 nm CMOS [J].

Dong, Yunzhi ;

Yang, William ;

Schreier, Richard ;

Sheikholeslami, Ali ;

Korrapati, Sudhir .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (12) :2868-2877

[3] A Sixth-Order 200 MHz IF Bandpass Sigma-Delta Modulator With Over 68 dB SNDR in 10 MHz Bandwidth [J].

Lu, Cho-Ying ;

Silva-Rivas, Jose Fabian ;

Kode, Praveena ;

Silva-Martinez, Jose ;

Hoyos, Sebastian .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) :1122-1136

[4] A 25 MHz Bandwidth 5th-Order Continuous-Time Low-Pass Sigma-Delta Modulator With 67.7 dB SNDR Using Time-Domain Quantization and Feedback [J].

Lu, Cho-Ying ;

Onabajo, Marvin ;

Gadde, Venkata ;

Lo, Yung-Chung ;

Chen, Hsien-Pu ;

Periasamy, Vijayaramalingam ;

Silva-Martinez, Jose .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (09) :1795-1808

[5]

Razavi B., 2005, Design of Analog CMOS Integrated Circuits

[6]

Schreier R., 2004, UNDERSTANDING DELTA

[7] A 375-mW quadrature bandpass ΔΣ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz [J].

Schreier, Richard ;

Abaskharoun, Nazmy ;

Shibata, Hajime ;

Paterson, Donald ;

Rose, Steven ;

Mehr, Luri ;

Luu, Qui .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) :2632-2640

[8] A DC-to-1 GHz Tunable RF ΔΣ ADC Achieving DR=74 dB and BW=150 MHz at f0=450 MHz Using 550 mW [J].

Shibata, Hajime ;

Schreier, Richard ;

Yang, Wenhua ;

Shaikh, Ali ;

Paterson, Donald ;

Caldwell, Trevor C. ;

Alldred, David ;

Lai, Ping Wing .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (12) :2888-2897

[9] A robust feedforward compensation scheme for multistage operational transconductance amplifiers with no miller capacitors [J].

Thandri, BK ;

Silva-Martínez, J .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (02) :237-243

← 1 →