Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit

被引:9
作者
Arnold, Oliver [1 ]
Noethen, Benedikt [1 ]
Fettweis, Gerhard [1 ]
机构
[1] Dresden Univ Technol TU Dresden, Dresden, Germany
来源
2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI) | 2012年
关键词
dynamic task scheduling; heterogeneous MPSoC; instruction set extension;
D O I
10.1109/ISVLSI.2012.51
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper a heterogeneous Multiprocessor System-on-Chip (MPSoC) is controlled by a dynamic task scheduling unit called CoreManager. The instruction set architecture of this unit is extended to improve performance for dynamic data dependency checking, task scheduling, processing element (PE) allocation and data transfer management. In order to analyze and compare different implementations and trade-offs a tool flow was developed. Area and timing results are provided as well. A significant performance improvement can be shown for all parts of the CoreManager.
引用
收藏
页码:249 / 254
页数:6
相关论文
共 12 条
[1]  
Arnold O., 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XI), P17, DOI 10.1109/SAMOS.2011.6045440
[2]  
Arnold Oliver, 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P110, DOI 10.1109/ICSAMOS.2010.5642075
[3]  
Asanovic K., 2006, ELECT ENG COMPUTER S
[4]  
Bellens P., 2006, SC 06 P SUP C
[5]  
Castrillon J., 2009, INT C COMP AID DES
[6]   Enhancing embedded processors with specific instruction set extensions for network applications [J].
Chormoviti, A. ;
Vassiliadis, N. ;
Theodoridis, G. ;
Nikolaidis, S. .
2005 IEEE INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2005, :199-203
[7]   Introduction to the cell broadband engine architecture [J].
Johns, C. R. ;
Brokenshire, D. A. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2007, 51 (05) :503-519
[8]  
Lee J., 2003, ASP DAC 03 P AS S PA
[9]  
Limberg T., 2009, DAC ISSCC STUD DES C
[10]  
POTLAPALLY NR, 2007, VERY LARGE SCALE INT, V15, P605, DOI DOI 10.1109/TVLSI.2007.896912